|
@@ -292,7 +292,7 @@ static int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file
|
|
type = AMD_IP_BLOCK_TYPE_UVD;
|
|
type = AMD_IP_BLOCK_TYPE_UVD;
|
|
ring_mask = adev->uvd.ring.ready ? 1 : 0;
|
|
ring_mask = adev->uvd.ring.ready ? 1 : 0;
|
|
ib_start_alignment = AMDGPU_GPU_PAGE_SIZE;
|
|
ib_start_alignment = AMDGPU_GPU_PAGE_SIZE;
|
|
- ib_size_alignment = 8;
|
|
|
|
|
|
+ ib_size_alignment = 16;
|
|
break;
|
|
break;
|
|
case AMDGPU_HW_IP_VCE:
|
|
case AMDGPU_HW_IP_VCE:
|
|
type = AMD_IP_BLOCK_TYPE_VCE;
|
|
type = AMD_IP_BLOCK_TYPE_VCE;
|