|
@@ -791,7 +791,7 @@ ipipe_set_3d_lut_regs(void *__iomem base_addr, void *__iomem isp5_base_addr,
|
|
|
|
|
|
/* valied table */
|
|
|
tbl = lut_3d->table;
|
|
|
- for (i = 0 ; i < VPFE_IPIPE_MAX_SIZE_3D_LUT; i++) {
|
|
|
+ for (i = 0; i < VPFE_IPIPE_MAX_SIZE_3D_LUT; i++) {
|
|
|
/* Each entry has 0-9 (B), 10-19 (G) and
|
|
|
20-29 R values */
|
|
|
val = tbl[i].b & D3_LUT_ENTRY_MASK;
|
|
@@ -899,7 +899,7 @@ ipipe_set_gbce_regs(void *__iomem base_addr, void *__iomem isp5_base_addr,
|
|
|
if (!gbce->table)
|
|
|
return;
|
|
|
|
|
|
- for (count = 0; count < VPFE_IPIPE_MAX_SIZE_GBCE_LUT ; count += 2)
|
|
|
+ for (count = 0; count < VPFE_IPIPE_MAX_SIZE_GBCE_LUT; count += 2)
|
|
|
w_ip_table(isp5_base_addr, ((gbce->table[count + 1] & mask) <<
|
|
|
GBCE_ENTRY_SHIFT) | (gbce->table[count] & mask),
|
|
|
((count/2) << 2) + GBCE_TB_START_ADDR);
|