|
@@ -42,35 +42,6 @@ module_param_named(boot_enable, boot_enable, int, S_IRUGO);
|
|
static int etm_count;
|
|
static int etm_count;
|
|
static struct etm_drvdata *etmdrvdata[NR_CPUS];
|
|
static struct etm_drvdata *etmdrvdata[NR_CPUS];
|
|
|
|
|
|
-static inline void etm_writel(struct etm_drvdata *drvdata,
|
|
|
|
- u32 val, u32 off)
|
|
|
|
-{
|
|
|
|
- if (drvdata->use_cp14) {
|
|
|
|
- if (etm_writel_cp14(off, val)) {
|
|
|
|
- dev_err(drvdata->dev,
|
|
|
|
- "invalid CP14 access to ETM reg: %#x", off);
|
|
|
|
- }
|
|
|
|
- } else {
|
|
|
|
- writel_relaxed(val, drvdata->base + off);
|
|
|
|
- }
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-static inline unsigned int etm_readl(struct etm_drvdata *drvdata, u32 off)
|
|
|
|
-{
|
|
|
|
- u32 val;
|
|
|
|
-
|
|
|
|
- if (drvdata->use_cp14) {
|
|
|
|
- if (etm_readl_cp14(off, &val)) {
|
|
|
|
- dev_err(drvdata->dev,
|
|
|
|
- "invalid CP14 access to ETM reg: %#x", off);
|
|
|
|
- }
|
|
|
|
- } else {
|
|
|
|
- val = readl_relaxed(drvdata->base + off);
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- return val;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
/*
|
|
/*
|
|
* Memory mapped writes to clear os lock are not supported on some processors
|
|
* Memory mapped writes to clear os lock are not supported on some processors
|
|
* and OS lock must be unlocked before any memory mapped access on such
|
|
* and OS lock must be unlocked before any memory mapped access on such
|