|
@@ -72,7 +72,8 @@ nvkm_memx_fini(struct nvkm_memx **pmemx, bool exec)
|
|
|
{
|
|
|
struct nvkm_memx *memx = *pmemx;
|
|
|
struct nvkm_pmu *pmu = memx->pmu;
|
|
|
- struct nvkm_device *device = pmu->subdev.device;
|
|
|
+ struct nvkm_subdev *subdev = &pmu->subdev;
|
|
|
+ struct nvkm_device *device = subdev->device;
|
|
|
u32 finish, reply[2];
|
|
|
|
|
|
/* flush the cache... */
|
|
@@ -88,8 +89,8 @@ nvkm_memx_fini(struct nvkm_memx **pmemx, bool exec)
|
|
|
memx->base, finish);
|
|
|
}
|
|
|
|
|
|
- nv_debug(memx->pmu, "Exec took %uns, PMU_IN %08x\n",
|
|
|
- reply[0], reply[1]);
|
|
|
+ nvkm_debug(subdev, "Exec took %uns, PMU_IN %08x\n",
|
|
|
+ reply[0], reply[1]);
|
|
|
kfree(memx);
|
|
|
return 0;
|
|
|
}
|
|
@@ -97,7 +98,7 @@ nvkm_memx_fini(struct nvkm_memx **pmemx, bool exec)
|
|
|
void
|
|
|
nvkm_memx_wr32(struct nvkm_memx *memx, u32 addr, u32 data)
|
|
|
{
|
|
|
- nv_debug(memx->pmu, "R[%06x] = 0x%08x\n", addr, data);
|
|
|
+ nvkm_debug(&memx->pmu->subdev, "R[%06x] = %08x\n", addr, data);
|
|
|
memx_cmd(memx, MEMX_WR32, 2, (u32[]){ addr, data });
|
|
|
}
|
|
|
|
|
@@ -105,8 +106,8 @@ void
|
|
|
nvkm_memx_wait(struct nvkm_memx *memx,
|
|
|
u32 addr, u32 mask, u32 data, u32 nsec)
|
|
|
{
|
|
|
- nv_debug(memx->pmu, "R[%06x] & 0x%08x == 0x%08x, %d us\n",
|
|
|
- addr, mask, data, nsec);
|
|
|
+ nvkm_debug(&memx->pmu->subdev, "R[%06x] & %08x == %08x, %d us\n",
|
|
|
+ addr, mask, data, nsec);
|
|
|
memx_cmd(memx, MEMX_WAIT, 4, (u32[]){ addr, mask, data, nsec });
|
|
|
memx_out(memx); /* fuc can't handle multiple */
|
|
|
}
|
|
@@ -114,7 +115,7 @@ nvkm_memx_wait(struct nvkm_memx *memx,
|
|
|
void
|
|
|
nvkm_memx_nsec(struct nvkm_memx *memx, u32 nsec)
|
|
|
{
|
|
|
- nv_debug(memx->pmu, " DELAY = %d ns\n", nsec);
|
|
|
+ nvkm_debug(&memx->pmu->subdev, " DELAY = %d ns\n", nsec);
|
|
|
memx_cmd(memx, MEMX_DELAY, 1, (u32[]){ nsec });
|
|
|
memx_out(memx); /* fuc can't handle multiple */
|
|
|
}
|
|
@@ -122,7 +123,8 @@ nvkm_memx_nsec(struct nvkm_memx *memx, u32 nsec)
|
|
|
void
|
|
|
nvkm_memx_wait_vblank(struct nvkm_memx *memx)
|
|
|
{
|
|
|
- struct nvkm_device *device = memx->pmu->subdev.device;
|
|
|
+ struct nvkm_subdev *subdev = &memx->pmu->subdev;
|
|
|
+ struct nvkm_device *device = subdev->device;
|
|
|
u32 heads, x, y, px = 0;
|
|
|
int i, head_sync;
|
|
|
|
|
@@ -143,11 +145,11 @@ nvkm_memx_wait_vblank(struct nvkm_memx *memx)
|
|
|
}
|
|
|
|
|
|
if (px == 0) {
|
|
|
- nv_debug(memx->pmu, "WAIT VBLANK !NO ACTIVE HEAD\n");
|
|
|
+ nvkm_debug(subdev, "WAIT VBLANK !NO ACTIVE HEAD\n");
|
|
|
return;
|
|
|
}
|
|
|
|
|
|
- nv_debug(memx->pmu, "WAIT VBLANK HEAD%d\n", head_sync);
|
|
|
+ nvkm_debug(subdev, "WAIT VBLANK HEAD%d\n", head_sync);
|
|
|
memx_cmd(memx, MEMX_VBLANK, 1, (u32[]){ head_sync });
|
|
|
memx_out(memx); /* fuc can't handle multiple */
|
|
|
}
|
|
@@ -155,7 +157,7 @@ nvkm_memx_wait_vblank(struct nvkm_memx *memx)
|
|
|
void
|
|
|
nvkm_memx_train(struct nvkm_memx *memx)
|
|
|
{
|
|
|
- nv_debug(memx->pmu, " MEM TRAIN\n");
|
|
|
+ nvkm_debug(&memx->pmu->subdev, " MEM TRAIN\n");
|
|
|
memx_cmd(memx, MEMX_TRAIN, 0, NULL);
|
|
|
}
|
|
|
|
|
@@ -188,14 +190,14 @@ nvkm_memx_train_result(struct nvkm_pmu *pmu, u32 *res, int rsize)
|
|
|
void
|
|
|
nvkm_memx_block(struct nvkm_memx *memx)
|
|
|
{
|
|
|
- nv_debug(memx->pmu, " HOST BLOCKED\n");
|
|
|
+ nvkm_debug(&memx->pmu->subdev, " HOST BLOCKED\n");
|
|
|
memx_cmd(memx, MEMX_ENTER, 0, NULL);
|
|
|
}
|
|
|
|
|
|
void
|
|
|
nvkm_memx_unblock(struct nvkm_memx *memx)
|
|
|
{
|
|
|
- nv_debug(memx->pmu, " HOST UNBLOCKED\n");
|
|
|
+ nvkm_debug(&memx->pmu->subdev, " HOST UNBLOCKED\n");
|
|
|
memx_cmd(memx, MEMX_LEAVE, 0, NULL);
|
|
|
}
|
|
|
#endif
|