|
@@ -123,6 +123,10 @@ static int __init mips_sc_probe_cm3(void)
|
|
|
return 1;
|
|
|
}
|
|
|
|
|
|
+void __weak platform_early_l2_init(void)
|
|
|
+{
|
|
|
+}
|
|
|
+
|
|
|
static inline int __init mips_sc_probe(void)
|
|
|
{
|
|
|
struct cpuinfo_mips *c = ¤t_cpu_data;
|
|
@@ -132,6 +136,12 @@ static inline int __init mips_sc_probe(void)
|
|
|
/* Mark as not present until probe completed */
|
|
|
c->scache.flags |= MIPS_CACHE_NOT_PRESENT;
|
|
|
|
|
|
+ /*
|
|
|
+ * Do we need some platform specific probing before
|
|
|
+ * we configure L2?
|
|
|
+ */
|
|
|
+ platform_early_l2_init();
|
|
|
+
|
|
|
if (mips_cm_revision() >= CM_REV_CM3)
|
|
|
return mips_sc_probe_cm3();
|
|
|
|