|
@@ -397,10 +397,17 @@ typedef struct drm_i915_irq_wait {
|
|
|
#define I915_PARAM_MIN_EU_IN_POOL 39
|
|
|
#define I915_PARAM_MMAP_GTT_VERSION 40
|
|
|
|
|
|
-/* Query whether DRM_I915_GEM_EXECBUFFER2 supports user defined execution
|
|
|
+/*
|
|
|
+ * Query whether DRM_I915_GEM_EXECBUFFER2 supports user defined execution
|
|
|
* priorities and the driver will attempt to execute batches in priority order.
|
|
|
+ * The param returns a capability bitmask, nonzero implies that the scheduler
|
|
|
+ * is enabled, with different features present according to the mask.
|
|
|
*/
|
|
|
#define I915_PARAM_HAS_SCHEDULER 41
|
|
|
+#define I915_SCHEDULER_CAP_ENABLED (1ul << 0)
|
|
|
+#define I915_SCHEDULER_CAP_PRIORITY (1ul << 1)
|
|
|
+#define I915_SCHEDULER_CAP_PREEMPTION (1ul << 2)
|
|
|
+
|
|
|
#define I915_PARAM_HUC_STATUS 42
|
|
|
|
|
|
/* Query whether DRM_I915_GEM_EXECBUFFER2 supports the ability to opt-out of
|