|
@@ -151,6 +151,21 @@
|
|
|
reg = <0x300000 0x90000>;
|
|
|
};
|
|
|
|
|
|
+ blsp2_i2c0: i2c@075b5000 {
|
|
|
+ compatible = "qcom,i2c-qup-v2.2.1";
|
|
|
+ reg = <0x075b5000 0x1000>;
|
|
|
+ interrupts = <GIC_SPI 101 0>;
|
|
|
+ clocks = <&gcc GCC_BLSP2_AHB_CLK>,
|
|
|
+ <&gcc GCC_BLSP2_QUP1_I2C_APPS_CLK>;
|
|
|
+ clock-names = "iface", "core";
|
|
|
+ pinctrl-names = "default", "sleep";
|
|
|
+ pinctrl-0 = <&blsp2_i2c0_default>;
|
|
|
+ pinctrl-1 = <&blsp2_i2c0_sleep>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
blsp2_uart1: serial@75b0000 {
|
|
|
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
|
reg = <0x75b0000 0x1000>;
|