|
@@ -602,15 +602,23 @@ static int write_data_dma(struct qcom_nand_controller *nandc, int reg_off,
|
|
|
}
|
|
|
|
|
|
/*
|
|
|
- * helper to prepare dma descriptors to configure registers needed for reading a
|
|
|
- * codeword/step in a page
|
|
|
+ * Helper to prepare DMA descriptors for configuring registers
|
|
|
+ * before reading a NAND page.
|
|
|
*/
|
|
|
-static void config_cw_read(struct qcom_nand_controller *nandc)
|
|
|
+static void config_nand_page_read(struct qcom_nand_controller *nandc)
|
|
|
{
|
|
|
- write_reg_dma(nandc, NAND_FLASH_CMD, 3);
|
|
|
+ write_reg_dma(nandc, NAND_ADDR0, 2);
|
|
|
write_reg_dma(nandc, NAND_DEV0_CFG0, 3);
|
|
|
write_reg_dma(nandc, NAND_EBI2_ECC_BUF_CFG, 1);
|
|
|
+}
|
|
|
|
|
|
+/*
|
|
|
+ * Helper to prepare DMA descriptors for configuring registers
|
|
|
+ * before reading each codeword in NAND page.
|
|
|
+ */
|
|
|
+static void config_nand_cw_read(struct qcom_nand_controller *nandc)
|
|
|
+{
|
|
|
+ write_reg_dma(nandc, NAND_FLASH_CMD, 1);
|
|
|
write_reg_dma(nandc, NAND_EXEC_CMD, 1);
|
|
|
|
|
|
read_reg_dma(nandc, NAND_FLASH_STATUS, 2);
|
|
@@ -618,9 +626,15 @@ static void config_cw_read(struct qcom_nand_controller *nandc)
|
|
|
}
|
|
|
|
|
|
/*
|
|
|
- * helpers to prepare dma descriptors used to configure registers needed for
|
|
|
- * writing a codeword/step in a page
|
|
|
+ * Helper to prepare dma descriptors to configure registers needed for reading a
|
|
|
+ * single codeword in page
|
|
|
*/
|
|
|
+static void config_nand_single_cw_page_read(struct qcom_nand_controller *nandc)
|
|
|
+{
|
|
|
+ config_nand_page_read(nandc);
|
|
|
+ config_nand_cw_read(nandc);
|
|
|
+}
|
|
|
+
|
|
|
static void config_cw_write_pre(struct qcom_nand_controller *nandc)
|
|
|
{
|
|
|
write_reg_dma(nandc, NAND_FLASH_CMD, 3);
|
|
@@ -689,7 +703,7 @@ static int nandc_param(struct qcom_nand_host *host)
|
|
|
nandc->buf_count = 512;
|
|
|
memset(nandc->data_buffer, 0xff, nandc->buf_count);
|
|
|
|
|
|
- config_cw_read(nandc);
|
|
|
+ config_nand_single_cw_page_read(nandc);
|
|
|
|
|
|
read_data_dma(nandc, FLASH_BUF_ACC, nandc->data_buffer,
|
|
|
nandc->buf_count);
|
|
@@ -1102,6 +1116,8 @@ static int read_page_ecc(struct qcom_nand_host *host, u8 *data_buf,
|
|
|
struct nand_ecc_ctrl *ecc = &chip->ecc;
|
|
|
int i, ret;
|
|
|
|
|
|
+ config_nand_page_read(nandc);
|
|
|
+
|
|
|
/* queue cmd descs for each codeword */
|
|
|
for (i = 0; i < ecc->steps; i++) {
|
|
|
int data_size, oob_size;
|
|
@@ -1115,7 +1131,7 @@ static int read_page_ecc(struct qcom_nand_host *host, u8 *data_buf,
|
|
|
oob_size = host->ecc_bytes_hw + host->spare_bytes;
|
|
|
}
|
|
|
|
|
|
- config_cw_read(nandc);
|
|
|
+ config_nand_cw_read(nandc);
|
|
|
|
|
|
if (data_buf)
|
|
|
read_data_dma(nandc, FLASH_BUF_ACC, data_buf,
|
|
@@ -1175,7 +1191,7 @@ static int copy_last_cw(struct qcom_nand_host *host, int page)
|
|
|
set_address(host, host->cw_size * (ecc->steps - 1), page);
|
|
|
update_rw_regs(host, 1, true);
|
|
|
|
|
|
- config_cw_read(nandc);
|
|
|
+ config_nand_single_cw_page_read(nandc);
|
|
|
|
|
|
read_data_dma(nandc, FLASH_BUF_ACC, nandc->data_buffer, size);
|
|
|
|
|
@@ -1225,6 +1241,7 @@ static int qcom_nandc_read_page_raw(struct mtd_info *mtd,
|
|
|
|
|
|
host->use_ecc = false;
|
|
|
update_rw_regs(host, ecc->steps, true);
|
|
|
+ config_nand_page_read(nandc);
|
|
|
|
|
|
for (i = 0; i < ecc->steps; i++) {
|
|
|
int data_size1, data_size2, oob_size1, oob_size2;
|
|
@@ -1243,7 +1260,7 @@ static int qcom_nandc_read_page_raw(struct mtd_info *mtd,
|
|
|
oob_size2 = host->ecc_bytes_hw + host->spare_bytes;
|
|
|
}
|
|
|
|
|
|
- config_cw_read(nandc);
|
|
|
+ config_nand_cw_read(nandc);
|
|
|
|
|
|
read_data_dma(nandc, reg_off, data_buf, data_size1);
|
|
|
reg_off += data_size1;
|