|
@@ -854,9 +854,9 @@ nv04_crtc_do_mode_set_base(struct drm_crtc *crtc,
|
|
|
|
|
|
/* Update the framebuffer format. */
|
|
|
regp->CRTC[NV_CIO_CRE_PIXEL_INDEX] &= ~3;
|
|
|
- regp->CRTC[NV_CIO_CRE_PIXEL_INDEX] |= (crtc->primary->fb->depth + 1) / 8;
|
|
|
+ regp->CRTC[NV_CIO_CRE_PIXEL_INDEX] |= (drm_fb->depth + 1) / 8;
|
|
|
regp->ramdac_gen_ctrl &= ~NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL;
|
|
|
- if (crtc->primary->fb->depth == 16)
|
|
|
+ if (drm_fb->depth == 16)
|
|
|
regp->ramdac_gen_ctrl |= NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL;
|
|
|
crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_PIXEL_INDEX);
|
|
|
NVWriteRAMDAC(dev, nv_crtc->index, NV_PRAMDAC_GENERAL_CONTROL,
|