|
@@ -579,15 +579,13 @@ static int davinci_gpio_irq_setup(struct platform_device *pdev)
|
|
writel_relaxed(~0, &g->clr_falling);
|
|
writel_relaxed(~0, &g->clr_falling);
|
|
writel_relaxed(~0, &g->clr_rising);
|
|
writel_relaxed(~0, &g->clr_rising);
|
|
|
|
|
|
- /* set up all irqs in this bank */
|
|
|
|
- irq_set_chained_handler(bank_irq, gpio_irq_handler);
|
|
|
|
-
|
|
|
|
/*
|
|
/*
|
|
* Each chip handles 32 gpios, and each irq bank consists of 16
|
|
* Each chip handles 32 gpios, and each irq bank consists of 16
|
|
* gpio irqs. Pass the irq bank's corresponding controller to
|
|
* gpio irqs. Pass the irq bank's corresponding controller to
|
|
* the chained irq handler.
|
|
* the chained irq handler.
|
|
*/
|
|
*/
|
|
- irq_set_handler_data(bank_irq, &chips[gpio / 32]);
|
|
|
|
|
|
+ irq_set_chained_handler_and_data(bank_irq, gpio_irq_handler,
|
|
|
|
+ &chips[gpio / 32]);
|
|
|
|
|
|
binten |= BIT(bank);
|
|
binten |= BIT(bank);
|
|
}
|
|
}
|