|
@@ -1245,7 +1245,10 @@ IRQCHIP_DECLARE(pl390, "arm,pl390", gic_of_init);
|
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_ACPI
|
|
|
-static phys_addr_t cpu_phy_base __initdata;
|
|
|
+static struct
|
|
|
+{
|
|
|
+ phys_addr_t cpu_phys_base;
|
|
|
+} acpi_data __initdata;
|
|
|
|
|
|
static int __init
|
|
|
gic_acpi_parse_madt_cpu(struct acpi_subtable_header *header,
|
|
@@ -1265,10 +1268,10 @@ gic_acpi_parse_madt_cpu(struct acpi_subtable_header *header,
|
|
|
* All CPU interface addresses have to be the same.
|
|
|
*/
|
|
|
gic_cpu_base = processor->base_address;
|
|
|
- if (cpu_base_assigned && gic_cpu_base != cpu_phy_base)
|
|
|
+ if (cpu_base_assigned && gic_cpu_base != acpi_data.cpu_phys_base)
|
|
|
return -EINVAL;
|
|
|
|
|
|
- cpu_phy_base = gic_cpu_base;
|
|
|
+ acpi_data.cpu_phys_base = gic_cpu_base;
|
|
|
cpu_base_assigned = 1;
|
|
|
return 0;
|
|
|
}
|
|
@@ -1316,7 +1319,7 @@ static int __init gic_v2_acpi_init(struct acpi_subtable_header *header,
|
|
|
return -EINVAL;
|
|
|
}
|
|
|
|
|
|
- cpu_base = ioremap(cpu_phy_base, ACPI_GIC_CPU_IF_MEM_SIZE);
|
|
|
+ cpu_base = ioremap(acpi_data.cpu_phys_base, ACPI_GIC_CPU_IF_MEM_SIZE);
|
|
|
if (!cpu_base) {
|
|
|
pr_err("Unable to map GICC registers\n");
|
|
|
return -ENOMEM;
|