|
@@ -4804,7 +4804,7 @@ static void intel_post_plane_update(struct intel_crtc *crtc)
|
|
|
|
|
|
crtc->wm.cxsr_allowed = true;
|
|
|
|
|
|
- if (pipe_config->wm_changed)
|
|
|
+ if (pipe_config->wm_changed && pipe_config->base.active)
|
|
|
intel_update_watermarks(&crtc->base);
|
|
|
|
|
|
if (atomic->update_fbc)
|
|
@@ -13421,6 +13421,9 @@ static int intel_atomic_commit(struct drm_device *dev,
|
|
|
*/
|
|
|
intel_check_cpu_fifo_underruns(dev_priv);
|
|
|
intel_check_pch_fifo_underruns(dev_priv);
|
|
|
+
|
|
|
+ if (!crtc->state->active)
|
|
|
+ intel_update_watermarks(crtc);
|
|
|
}
|
|
|
}
|
|
|
|