|
@@ -873,6 +873,13 @@
|
|
|
#define I40E_PFINT_CEQCTL_CAUSE_ENA_MASK I40E_MASK(0x1, I40E_PFINT_CEQCTL_CAUSE_ENA_SHIFT)
|
|
|
#define I40E_PFINT_CEQCTL_INTEVENT_SHIFT 31
|
|
|
#define I40E_PFINT_CEQCTL_INTEVENT_MASK I40E_MASK(0x1, I40E_PFINT_CEQCTL_INTEVENT_SHIFT)
|
|
|
+#define I40E_GLINT_CTL 0x0003F800 /* Reset: CORER */
|
|
|
+#define I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT 0
|
|
|
+#define I40E_GLINT_CTL_DIS_AUTOMASK_PF0_MASK I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT)
|
|
|
+#define I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT 1
|
|
|
+#define I40E_GLINT_CTL_DIS_AUTOMASK_VF0_MASK I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT)
|
|
|
+#define I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT 2
|
|
|
+#define I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT)
|
|
|
#define I40E_PFINT_DYN_CTL0 0x00038480 /* Reset: PFR */
|
|
|
#define I40E_PFINT_DYN_CTL0_INTENA_SHIFT 0
|
|
|
#define I40E_PFINT_DYN_CTL0_INTENA_MASK I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_INTENA_SHIFT)
|