|
@@ -67,18 +67,18 @@ unsigned long ccu_frac_helper_read_rate(struct ccu_common *common,
|
|
|
{
|
|
|
u32 reg;
|
|
|
|
|
|
- printk("%s: Read fractional\n", clk_hw_get_name(&common->hw));
|
|
|
+ pr_debug("%s: Read fractional\n", clk_hw_get_name(&common->hw));
|
|
|
|
|
|
if (!(common->features & CCU_FEATURE_FRACTIONAL))
|
|
|
return 0;
|
|
|
|
|
|
- printk("%s: clock is fractional (rates %lu and %lu)\n",
|
|
|
- clk_hw_get_name(&common->hw), cf->rates[0], cf->rates[1]);
|
|
|
+ pr_debug("%s: clock is fractional (rates %lu and %lu)\n",
|
|
|
+ clk_hw_get_name(&common->hw), cf->rates[0], cf->rates[1]);
|
|
|
|
|
|
reg = readl(common->base + common->reg);
|
|
|
|
|
|
- printk("%s: clock reg is 0x%x (select is 0x%x)\n",
|
|
|
- clk_hw_get_name(&common->hw), reg, cf->select);
|
|
|
+ pr_debug("%s: clock reg is 0x%x (select is 0x%x)\n",
|
|
|
+ clk_hw_get_name(&common->hw), reg, cf->select);
|
|
|
|
|
|
return (reg & cf->select) ? cf->rates[1] : cf->rates[0];
|
|
|
}
|