|
@@ -282,5 +282,45 @@
|
|
|
0x1 0x4 0x2 0x0 0x2 0x0 /* ENET5_RX_DV_SER5_CTS_B */
|
|
|
0x1 0x8 0x2 0x0 0x2 0x0>; /* ENET5_RX_ER_SER5_CD_B */
|
|
|
};
|
|
|
+
|
|
|
+ pio3: ucc_pin@03 {
|
|
|
+ pio-map = <
|
|
|
+ /* port pin dir open_drain assignment has_irq */
|
|
|
+ 0x0 0x16 0x2 0x0 0x2 0x0 /* SER7_CD_B*/
|
|
|
+ 0x0 0x12 0x2 0x0 0x2 0x0 /* SER7_CTS_B*/
|
|
|
+ 0x0 0x13 0x1 0x0 0x2 0x0 /* SER7_RTS_B*/
|
|
|
+ 0x0 0x14 0x2 0x0 0x2 0x0 /* SER7_RXD0*/
|
|
|
+ 0x0 0x15 0x1 0x0 0x2 0x0>; /* SER7_TXD0*/
|
|
|
+ };
|
|
|
+
|
|
|
+ pio4: ucc_pin@04 {
|
|
|
+ pio-map = <
|
|
|
+ /* port pin dir open_drain assignment has_irq */
|
|
|
+ 0x1 0x0 0x2 0x0 0x2 0x0 /* SER3_CD_B*/
|
|
|
+ 0x0 0x1c 0x2 0x0 0x2 0x0 /* SER3_CTS_B*/
|
|
|
+ 0x0 0x1d 0x1 0x0 0x2 0x0 /* SER3_RTS_B*/
|
|
|
+ 0x0 0x1e 0x2 0x0 0x2 0x0 /* SER3_RXD0*/
|
|
|
+ 0x0 0x1f 0x1 0x0 0x2 0x0>; /* SER3_TXD0*/
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&qe {
|
|
|
+ serial2: ucc@2600 {
|
|
|
+ device_type = "serial";
|
|
|
+ compatible = "ucc_uart";
|
|
|
+ port-number = <0>;
|
|
|
+ rx-clock-name = "brg6";
|
|
|
+ tx-clock-name = "brg6";
|
|
|
+ pio-handle = <&pio3>;
|
|
|
+ };
|
|
|
+
|
|
|
+ serial3: ucc@2200 {
|
|
|
+ device_type = "serial";
|
|
|
+ compatible = "ucc_uart";
|
|
|
+ port-number = <1>;
|
|
|
+ rx-clock-name = "brg2";
|
|
|
+ tx-clock-name = "brg2";
|
|
|
+ pio-handle = <&pio4>;
|
|
|
};
|
|
|
};
|