|
@@ -174,6 +174,14 @@
|
|
|
#define DWC3_GUSB2PHYCFG_PHYSOFTRST (1 << 31)
|
|
|
#define DWC3_GUSB2PHYCFG_SUSPHY (1 << 6)
|
|
|
|
|
|
+/* Global USB2 PHY Vendor Control Register */
|
|
|
+#define DWC3_GUSB2PHYACC_NEWREGREQ (1 << 25)
|
|
|
+#define DWC3_GUSB2PHYACC_BUSY (1 << 23)
|
|
|
+#define DWC3_GUSB2PHYACC_WRITE (1 << 22)
|
|
|
+#define DWC3_GUSB2PHYACC_ADDR(n) (n << 16)
|
|
|
+#define DWC3_GUSB2PHYACC_EXTEND_ADDR(n) (n << 8)
|
|
|
+#define DWC3_GUSB2PHYACC_DATA(n) (n & 0xff)
|
|
|
+
|
|
|
/* Global USB3 PIPE Control Register */
|
|
|
#define DWC3_GUSB3PIPECTL_PHYSOFTRST (1 << 31)
|
|
|
#define DWC3_GUSB3PIPECTL_U2SSINP3OK (1 << 29)
|