|
@@ -6845,23 +6845,6 @@ static int mvpp2_init(struct platform_device *pdev, struct mvpp2 *priv)
|
|
|
/* Rx Fifo Init */
|
|
|
mvpp2_rx_fifo_init(priv);
|
|
|
|
|
|
- /* Reset Rx queue group interrupt configuration */
|
|
|
- for (i = 0; i < MVPP2_MAX_PORTS; i++) {
|
|
|
- if (priv->hw_version == MVPP21) {
|
|
|
- mvpp2_write(priv, MVPP21_ISR_RXQ_GROUP_REG(i),
|
|
|
- rxq_number);
|
|
|
- continue;
|
|
|
- } else {
|
|
|
- u32 val;
|
|
|
-
|
|
|
- val = (i << MVPP22_ISR_RXQ_GROUP_INDEX_GROUP_OFFSET);
|
|
|
- mvpp2_write(priv, MVPP22_ISR_RXQ_GROUP_INDEX_REG, val);
|
|
|
-
|
|
|
- val = (rxq_number << MVPP22_ISR_RXQ_SUB_GROUP_SIZE_OFFSET);
|
|
|
- mvpp2_write(priv, MVPP22_ISR_RXQ_SUB_GROUP_CONFIG_REG, val);
|
|
|
- }
|
|
|
- }
|
|
|
-
|
|
|
if (priv->hw_version == MVPP21)
|
|
|
writel(MVPP2_EXT_GLOBAL_CTRL_DEFAULT,
|
|
|
priv->lms_base + MVPP2_MNG_EXTENDED_GLOBAL_CTRL_REG);
|