Explorar o código

clk: renesas: r8a7796: Add watchdog module clock

Add the module clock for the Watchdog Timer (WDT) controller on the
Renesas R-Car M3-W (r8a7796) SoC.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Geert Uytterhoeven %!s(int64=9) %!d(string=hai) anos
pai
achega
b51d527501
Modificáronse 1 ficheiros con 1 adicións e 0 borrados
  1. 1 0
      drivers/clk/renesas/r8a7796-cpg-mssr.c

+ 1 - 0
drivers/clk/renesas/r8a7796-cpg-mssr.c

@@ -104,6 +104,7 @@ static const struct cpg_core_clk r8a7796_core_clks[] __initconst = {
 
 static const struct mssr_mod_clk r8a7796_mod_clks[] __initconst = {
 	DEF_MOD("scif2",		 310,	R8A7796_CLK_S3D4),
+	DEF_MOD("rwdt0",		 402,	R8A7796_CLK_R),
 	DEF_MOD("intc-ap",		 408,	R8A7796_CLK_S3D1),
 };