|
@@ -1076,12 +1076,12 @@ void enable_sep_cpu(void)
|
|
|
struct tss_struct *tss;
|
|
|
int cpu;
|
|
|
|
|
|
+ if (!boot_cpu_has(X86_FEATURE_SEP))
|
|
|
+ return;
|
|
|
+
|
|
|
cpu = get_cpu();
|
|
|
tss = &per_cpu(cpu_tss, cpu);
|
|
|
|
|
|
- if (!boot_cpu_has(X86_FEATURE_SEP))
|
|
|
- goto out;
|
|
|
-
|
|
|
/*
|
|
|
* We cache MSR_IA32_SYSENTER_CS's value in the TSS's ss1 field --
|
|
|
* see the big comment in struct x86_hw_tss's definition.
|
|
@@ -1096,7 +1096,6 @@ void enable_sep_cpu(void)
|
|
|
|
|
|
wrmsr(MSR_IA32_SYSENTER_EIP, (unsigned long)entry_SYSENTER_32, 0);
|
|
|
|
|
|
-out:
|
|
|
put_cpu();
|
|
|
}
|
|
|
#endif
|