|
@@ -39,6 +39,7 @@
|
|
|
#define MXC_CPU_IMX6SX 0x62
|
|
|
#define MXC_CPU_IMX6Q 0x63
|
|
|
#define MXC_CPU_IMX6UL 0x64
|
|
|
+#define MXC_CPU_IMX6ULL 0x65
|
|
|
#define MXC_CPU_IMX7D 0x72
|
|
|
|
|
|
#define IMX_DDR_TYPE_LPDDR2 1
|
|
@@ -73,6 +74,11 @@ static inline bool cpu_is_imx6ul(void)
|
|
|
return __mxc_cpu_type == MXC_CPU_IMX6UL;
|
|
|
}
|
|
|
|
|
|
+static inline bool cpu_is_imx6ull(void)
|
|
|
+{
|
|
|
+ return __mxc_cpu_type == MXC_CPU_IMX6ULL;
|
|
|
+}
|
|
|
+
|
|
|
static inline bool cpu_is_imx6q(void)
|
|
|
{
|
|
|
return __mxc_cpu_type == MXC_CPU_IMX6Q;
|