|
@@ -268,12 +268,25 @@ enum iwl_rx_mpdu_amsdu_info {
|
|
|
IWL_RX_MPDU_AMSDU_LAST_SUBFRAME = 0x80,
|
|
|
};
|
|
|
|
|
|
+enum iwl_rx_l3_proto_values {
|
|
|
+ IWL_RX_L3_TYPE_NONE,
|
|
|
+ IWL_RX_L3_TYPE_IPV4,
|
|
|
+ IWL_RX_L3_TYPE_IPV4_FRAG,
|
|
|
+ IWL_RX_L3_TYPE_IPV6_FRAG,
|
|
|
+ IWL_RX_L3_TYPE_IPV6,
|
|
|
+ IWL_RX_L3_TYPE_IPV6_IN_IPV4,
|
|
|
+ IWL_RX_L3_TYPE_ARP,
|
|
|
+ IWL_RX_L3_TYPE_EAPOL,
|
|
|
+};
|
|
|
+
|
|
|
+#define IWL_RX_L3_PROTO_POS 4
|
|
|
+
|
|
|
enum iwl_rx_l3l4_flags {
|
|
|
IWL_RX_L3L4_IP_HDR_CSUM_OK = BIT(0),
|
|
|
IWL_RX_L3L4_TCP_UDP_CSUM_OK = BIT(1),
|
|
|
IWL_RX_L3L4_TCP_FIN_SYN_RST_PSH = BIT(2),
|
|
|
IWL_RX_L3L4_TCP_ACK = BIT(3),
|
|
|
- IWL_RX_L3L4_L3_PROTO_MASK = 0xf << 4,
|
|
|
+ IWL_RX_L3L4_L3_PROTO_MASK = 0xf << IWL_RX_L3_PROTO_POS,
|
|
|
IWL_RX_L3L4_L4_PROTO_MASK = 0xf << 8,
|
|
|
IWL_RX_L3L4_RSS_HASH_MASK = 0xf << 12,
|
|
|
};
|