|
@@ -38,10 +38,24 @@ u32 xge_rd_csr(struct xge_pdata *pdata, u32 offset)
|
|
int xge_port_reset(struct net_device *ndev)
|
|
int xge_port_reset(struct net_device *ndev)
|
|
{
|
|
{
|
|
struct xge_pdata *pdata = netdev_priv(ndev);
|
|
struct xge_pdata *pdata = netdev_priv(ndev);
|
|
|
|
+ struct device *dev = &pdata->pdev->dev;
|
|
|
|
+ u32 data, wait = 10;
|
|
|
|
|
|
- xge_wr_csr(pdata, ENET_SRST, 0x3);
|
|
|
|
- xge_wr_csr(pdata, ENET_SRST, 0x2);
|
|
|
|
- xge_wr_csr(pdata, ENET_SRST, 0x0);
|
|
|
|
|
|
+ xge_wr_csr(pdata, ENET_CLKEN, 0x3);
|
|
|
|
+ xge_wr_csr(pdata, ENET_SRST, 0xf);
|
|
|
|
+ xge_wr_csr(pdata, ENET_SRST, 0);
|
|
|
|
+ xge_wr_csr(pdata, CFG_MEM_RAM_SHUTDOWN, 1);
|
|
|
|
+ xge_wr_csr(pdata, CFG_MEM_RAM_SHUTDOWN, 0);
|
|
|
|
+
|
|
|
|
+ do {
|
|
|
|
+ usleep_range(100, 110);
|
|
|
|
+ data = xge_rd_csr(pdata, BLOCK_MEM_RDY);
|
|
|
|
+ } while (data != MEM_RDY && wait--);
|
|
|
|
+
|
|
|
|
+ if (data != MEM_RDY) {
|
|
|
|
+ dev_err(dev, "ECC init failed: %x\n", data);
|
|
|
|
+ return -ETIMEDOUT;
|
|
|
|
+ }
|
|
|
|
|
|
xge_wr_csr(pdata, ENET_SHIM, DEVM_ARAUX_COH | DEVM_AWAUX_COH);
|
|
xge_wr_csr(pdata, ENET_SHIM, DEVM_ARAUX_COH | DEVM_AWAUX_COH);
|
|
|
|
|
|
@@ -59,13 +73,11 @@ static void xge_traffic_resume(struct net_device *ndev)
|
|
xge_wr_csr(pdata, RX_DV_GATE_REG, 1);
|
|
xge_wr_csr(pdata, RX_DV_GATE_REG, 1);
|
|
}
|
|
}
|
|
|
|
|
|
-int xge_port_init(struct net_device *ndev)
|
|
|
|
|
|
+void xge_port_init(struct net_device *ndev)
|
|
{
|
|
{
|
|
struct xge_pdata *pdata = netdev_priv(ndev);
|
|
struct xge_pdata *pdata = netdev_priv(ndev);
|
|
|
|
|
|
pdata->phy_speed = SPEED_1000;
|
|
pdata->phy_speed = SPEED_1000;
|
|
xge_mac_init(pdata);
|
|
xge_mac_init(pdata);
|
|
xge_traffic_resume(ndev);
|
|
xge_traffic_resume(ndev);
|
|
-
|
|
|
|
- return 0;
|
|
|
|
}
|
|
}
|