|
@@ -45,12 +45,18 @@ u32 gb_timesync_platform_get_clock_rate(void)
|
|
|
|
|
|
int gb_timesync_platform_lock_bus(struct gb_timesync_svc *pdata)
|
|
int gb_timesync_platform_lock_bus(struct gb_timesync_svc *pdata)
|
|
{
|
|
{
|
|
|
|
+ if (!arche_platform_change_state_cb)
|
|
|
|
+ return 0;
|
|
|
|
+
|
|
return arche_platform_change_state_cb(ARCHE_PLATFORM_STATE_TIME_SYNC,
|
|
return arche_platform_change_state_cb(ARCHE_PLATFORM_STATE_TIME_SYNC,
|
|
pdata);
|
|
pdata);
|
|
}
|
|
}
|
|
|
|
|
|
void gb_timesync_platform_unlock_bus(void)
|
|
void gb_timesync_platform_unlock_bus(void)
|
|
{
|
|
{
|
|
|
|
+ if (!arche_platform_change_state_cb)
|
|
|
|
+ return;
|
|
|
|
+
|
|
arche_platform_change_state_cb(ARCHE_PLATFORM_STATE_ACTIVE, NULL);
|
|
arche_platform_change_state_cb(ARCHE_PLATFORM_STATE_ACTIVE, NULL);
|
|
}
|
|
}
|
|
|
|
|