|
@@ -2818,7 +2818,12 @@ void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,
|
|
|
int plane;
|
|
|
u32 val;
|
|
|
|
|
|
+ memset(ddb, 0, sizeof(*ddb));
|
|
|
+
|
|
|
for_each_pipe(dev_priv, pipe) {
|
|
|
+ if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PIPE(pipe)))
|
|
|
+ continue;
|
|
|
+
|
|
|
for_each_plane(dev_priv, pipe, plane) {
|
|
|
val = I915_READ(PLANE_BUF_CFG(pipe, plane));
|
|
|
skl_ddb_entry_init_from_hw(&ddb->plane[pipe][plane],
|