|
@@ -1107,17 +1107,20 @@
|
|
|
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
|
|
|
clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&sd3_clk>,
|
|
|
<&sd2_clk>, <&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks R8A7790_CLK_SD0>, <&mmc0_clk>,
|
|
|
- <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
|
|
|
+ <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>,
|
|
|
+ <&hp_clk>, <&hp_clk>;
|
|
|
#clock-cells = <1>;
|
|
|
renesas,clock-indices = <
|
|
|
R8A7790_CLK_IIC2 R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1 R8A7790_CLK_SDHI3
|
|
|
R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0 R8A7790_CLK_MMCIF0
|
|
|
R8A7790_CLK_IIC0 R8A7790_CLK_PCIEC R8A7790_CLK_IIC1 R8A7790_CLK_SSUSB R8A7790_CLK_CMT1
|
|
|
+ R8A7790_CLK_USBDMAC0 R8A7790_CLK_USBDMAC1
|
|
|
>;
|
|
|
clock-output-names =
|
|
|
"iic2", "tpu0", "mmcif1", "sdhi3",
|
|
|
"sdhi2", "sdhi1", "sdhi0", "mmcif0",
|
|
|
- "iic0", "pciec", "iic1", "ssusb", "cmt1";
|
|
|
+ "iic0", "pciec", "iic1", "ssusb", "cmt1",
|
|
|
+ "usbdmac0", "usbdmac1";
|
|
|
};
|
|
|
mstp5_clks: mstp5_clks@e6150144 {
|
|
|
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
|