|
@@ -383,8 +383,7 @@ InstructionTLBMiss:
|
|
lwz r3, 8(r0)
|
|
lwz r3, 8(r0)
|
|
#endif
|
|
#endif
|
|
mfspr r10, SPRN_SPRG_SCRATCH2
|
|
mfspr r10, SPRN_SPRG_SCRATCH2
|
|
- EXCEPTION_EPILOG_0
|
|
|
|
- b InstructionTLBError
|
|
|
|
|
|
+ b InstructionTLBError1
|
|
|
|
|
|
. = 0x1200
|
|
. = 0x1200
|
|
DataStoreTLBMiss:
|
|
DataStoreTLBMiss:
|
|
@@ -473,7 +472,10 @@ DataStoreTLBMiss:
|
|
*/
|
|
*/
|
|
. = 0x1300
|
|
. = 0x1300
|
|
InstructionTLBError:
|
|
InstructionTLBError:
|
|
- EXCEPTION_PROLOG
|
|
|
|
|
|
+ EXCEPTION_PROLOG_0
|
|
|
|
+InstructionTLBError1:
|
|
|
|
+ EXCEPTION_PROLOG_1
|
|
|
|
+ EXCEPTION_PROLOG_2
|
|
mr r4,r12
|
|
mr r4,r12
|
|
mr r5,r9
|
|
mr r5,r9
|
|
/* 0x400 is InstructionAccess exception, needed by bad_page_fault() */
|
|
/* 0x400 is InstructionAccess exception, needed by bad_page_fault() */
|