|
@@ -138,7 +138,7 @@ static void intel_mid_arch_setup(void)
|
|
|
intel_mid_ops = get_intel_mid_ops[__intel_mid_cpu_chip]();
|
|
|
else {
|
|
|
intel_mid_ops = get_intel_mid_ops[INTEL_MID_CPU_CHIP_PENWELL]();
|
|
|
- pr_info("ARCH: Unknown SoC, assuming PENWELL!\n");
|
|
|
+ pr_info("ARCH: Unknown SoC, assuming Penwell!\n");
|
|
|
}
|
|
|
|
|
|
out:
|
|
@@ -214,12 +214,10 @@ static inline int __init setup_x86_intel_mid_timer(char *arg)
|
|
|
else if (strcmp("lapic_and_apbt", arg) == 0)
|
|
|
intel_mid_timer_options = INTEL_MID_TIMER_LAPIC_APBT;
|
|
|
else {
|
|
|
- pr_warn("X86 INTEL_MID timer option %s not recognised"
|
|
|
- " use x86_intel_mid_timer=apbt_only or lapic_and_apbt\n",
|
|
|
- arg);
|
|
|
+ pr_warn("X86 INTEL_MID timer option %s not recognised use x86_intel_mid_timer=apbt_only or lapic_and_apbt\n",
|
|
|
+ arg);
|
|
|
return -EINVAL;
|
|
|
}
|
|
|
return 0;
|
|
|
}
|
|
|
__setup("x86_intel_mid_timer=", setup_x86_intel_mid_timer);
|
|
|
-
|