|
@@ -188,7 +188,6 @@
|
|
#define DWC3_MAX_HIBER_SCRATCHBUFS 15
|
|
#define DWC3_MAX_HIBER_SCRATCHBUFS 15
|
|
|
|
|
|
/* Device Configuration Register */
|
|
/* Device Configuration Register */
|
|
-#define DWC3_DCFG_LPM_CAP (1 << 22)
|
|
|
|
#define DWC3_DCFG_DEVADDR(addr) ((addr) << 3)
|
|
#define DWC3_DCFG_DEVADDR(addr) ((addr) << 3)
|
|
#define DWC3_DCFG_DEVADDR_MASK DWC3_DCFG_DEVADDR(0x7f)
|
|
#define DWC3_DCFG_DEVADDR_MASK DWC3_DCFG_DEVADDR(0x7f)
|
|
|
|
|