|
@@ -32,6 +32,33 @@
|
|
#include "qed_sp.h"
|
|
#include "qed_sp.h"
|
|
|
|
|
|
/* API common to all protocols */
|
|
/* API common to all protocols */
|
|
|
|
+enum BAR_ID {
|
|
|
|
+ BAR_ID_0, /* used for GRC */
|
|
|
|
+ BAR_ID_1 /* Used for doorbells */
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static u32 qed_hw_bar_size(struct qed_hwfn *p_hwfn,
|
|
|
|
+ enum BAR_ID bar_id)
|
|
|
|
+{
|
|
|
|
+ u32 bar_reg = (bar_id == BAR_ID_0 ?
|
|
|
|
+ PGLUE_B_REG_PF_BAR0_SIZE : PGLUE_B_REG_PF_BAR1_SIZE);
|
|
|
|
+ u32 val = qed_rd(p_hwfn, p_hwfn->p_main_ptt, bar_reg);
|
|
|
|
+
|
|
|
|
+ if (val)
|
|
|
|
+ return 1 << (val + 15);
|
|
|
|
+
|
|
|
|
+ /* Old MFW initialized above registered only conditionally */
|
|
|
|
+ if (p_hwfn->cdev->num_hwfns > 1) {
|
|
|
|
+ DP_INFO(p_hwfn,
|
|
|
|
+ "BAR size not configured. Assuming BAR size of 256kB for GRC and 512kB for DB\n");
|
|
|
|
+ return BAR_ID_0 ? 256 * 1024 : 512 * 1024;
|
|
|
|
+ } else {
|
|
|
|
+ DP_INFO(p_hwfn,
|
|
|
|
+ "BAR size not configured. Assuming BAR size of 512kB for GRC and 512kB for DB\n");
|
|
|
|
+ return 512 * 1024;
|
|
|
|
+ }
|
|
|
|
+}
|
|
|
|
+
|
|
void qed_init_dp(struct qed_dev *cdev,
|
|
void qed_init_dp(struct qed_dev *cdev,
|
|
u32 dp_module, u8 dp_level)
|
|
u32 dp_module, u8 dp_level)
|
|
{
|
|
{
|
|
@@ -393,7 +420,7 @@ static void qed_calc_hw_mode(struct qed_hwfn *p_hwfn)
|
|
{
|
|
{
|
|
int hw_mode = 0;
|
|
int hw_mode = 0;
|
|
|
|
|
|
- hw_mode = (1 << MODE_BB_A0);
|
|
|
|
|
|
+ hw_mode = (1 << MODE_BB_B0);
|
|
|
|
|
|
switch (p_hwfn->cdev->num_ports_in_engines) {
|
|
switch (p_hwfn->cdev->num_ports_in_engines) {
|
|
case 1:
|
|
case 1:
|
|
@@ -650,10 +677,8 @@ int qed_hw_init(struct qed_dev *cdev,
|
|
bool allow_npar_tx_switch,
|
|
bool allow_npar_tx_switch,
|
|
const u8 *bin_fw_data)
|
|
const u8 *bin_fw_data)
|
|
{
|
|
{
|
|
- struct qed_storm_stats *p_stat;
|
|
|
|
- u32 load_code, param, *p_address;
|
|
|
|
|
|
+ u32 load_code, param;
|
|
int rc, mfw_rc, i;
|
|
int rc, mfw_rc, i;
|
|
- u8 fw_vport = 0;
|
|
|
|
|
|
|
|
rc = qed_init_fw_data(cdev, bin_fw_data);
|
|
rc = qed_init_fw_data(cdev, bin_fw_data);
|
|
if (rc != 0)
|
|
if (rc != 0)
|
|
@@ -662,10 +687,6 @@ int qed_hw_init(struct qed_dev *cdev,
|
|
for_each_hwfn(cdev, i) {
|
|
for_each_hwfn(cdev, i) {
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
|
|
- rc = qed_fw_vport(p_hwfn, 0, &fw_vport);
|
|
|
|
- if (rc != 0)
|
|
|
|
- return rc;
|
|
|
|
-
|
|
|
|
/* Enable DMAE in PXP */
|
|
/* Enable DMAE in PXP */
|
|
rc = qed_change_pci_hwfn(p_hwfn, p_hwfn->p_main_ptt, true);
|
|
rc = qed_change_pci_hwfn(p_hwfn, p_hwfn->p_main_ptt, true);
|
|
|
|
|
|
@@ -729,35 +750,60 @@ int qed_hw_init(struct qed_dev *cdev,
|
|
}
|
|
}
|
|
|
|
|
|
p_hwfn->hw_init_done = true;
|
|
p_hwfn->hw_init_done = true;
|
|
|
|
+ }
|
|
|
|
|
|
- /* init PF stats */
|
|
|
|
- p_stat = &p_hwfn->storm_stats;
|
|
|
|
- p_stat->mstats.address = BAR0_MAP_REG_MSDM_RAM +
|
|
|
|
- MSTORM_QUEUE_STAT_OFFSET(fw_vport);
|
|
|
|
- p_stat->mstats.len = sizeof(struct eth_mstorm_per_queue_stat);
|
|
|
|
|
|
+ return 0;
|
|
|
|
+}
|
|
|
|
|
|
- p_stat->ustats.address = BAR0_MAP_REG_USDM_RAM +
|
|
|
|
- USTORM_QUEUE_STAT_OFFSET(fw_vport);
|
|
|
|
- p_stat->ustats.len = sizeof(struct eth_ustorm_per_queue_stat);
|
|
|
|
|
|
+#define QED_HW_STOP_RETRY_LIMIT (10)
|
|
|
|
+static inline void qed_hw_timers_stop(struct qed_dev *cdev,
|
|
|
|
+ struct qed_hwfn *p_hwfn,
|
|
|
|
+ struct qed_ptt *p_ptt)
|
|
|
|
+{
|
|
|
|
+ int i;
|
|
|
|
+
|
|
|
|
+ /* close timers */
|
|
|
|
+ qed_wr(p_hwfn, p_ptt, TM_REG_PF_ENABLE_CONN, 0x0);
|
|
|
|
+ qed_wr(p_hwfn, p_ptt, TM_REG_PF_ENABLE_TASK, 0x0);
|
|
|
|
|
|
- p_stat->pstats.address = BAR0_MAP_REG_PSDM_RAM +
|
|
|
|
- PSTORM_QUEUE_STAT_OFFSET(fw_vport);
|
|
|
|
- p_stat->pstats.len = sizeof(struct eth_pstorm_per_queue_stat);
|
|
|
|
|
|
+ for (i = 0; i < QED_HW_STOP_RETRY_LIMIT; i++) {
|
|
|
|
+ if ((!qed_rd(p_hwfn, p_ptt,
|
|
|
|
+ TM_REG_PF_SCAN_ACTIVE_CONN)) &&
|
|
|
|
+ (!qed_rd(p_hwfn, p_ptt,
|
|
|
|
+ TM_REG_PF_SCAN_ACTIVE_TASK)))
|
|
|
|
+ break;
|
|
|
|
|
|
- p_address = &p_stat->tstats.address;
|
|
|
|
- *p_address = BAR0_MAP_REG_TSDM_RAM +
|
|
|
|
- TSTORM_PORT_STAT_OFFSET(MFW_PORT(p_hwfn));
|
|
|
|
- p_stat->tstats.len = sizeof(struct tstorm_per_port_stat);
|
|
|
|
|
|
+ /* Dependent on number of connection/tasks, possibly
|
|
|
|
+ * 1ms sleep is required between polls
|
|
|
|
+ */
|
|
|
|
+ usleep_range(1000, 2000);
|
|
}
|
|
}
|
|
|
|
|
|
- return 0;
|
|
|
|
|
|
+ if (i < QED_HW_STOP_RETRY_LIMIT)
|
|
|
|
+ return;
|
|
|
|
+
|
|
|
|
+ DP_NOTICE(p_hwfn,
|
|
|
|
+ "Timers linear scans are not over [Connection %02x Tasks %02x]\n",
|
|
|
|
+ (u8)qed_rd(p_hwfn, p_ptt, TM_REG_PF_SCAN_ACTIVE_CONN),
|
|
|
|
+ (u8)qed_rd(p_hwfn, p_ptt, TM_REG_PF_SCAN_ACTIVE_TASK));
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+void qed_hw_timers_stop_all(struct qed_dev *cdev)
|
|
|
|
+{
|
|
|
|
+ int j;
|
|
|
|
+
|
|
|
|
+ for_each_hwfn(cdev, j) {
|
|
|
|
+ struct qed_hwfn *p_hwfn = &cdev->hwfns[j];
|
|
|
|
+ struct qed_ptt *p_ptt = p_hwfn->p_main_ptt;
|
|
|
|
+
|
|
|
|
+ qed_hw_timers_stop(cdev, p_hwfn, p_ptt);
|
|
|
|
+ }
|
|
}
|
|
}
|
|
|
|
|
|
-#define QED_HW_STOP_RETRY_LIMIT (10)
|
|
|
|
int qed_hw_stop(struct qed_dev *cdev)
|
|
int qed_hw_stop(struct qed_dev *cdev)
|
|
{
|
|
{
|
|
int rc = 0, t_rc;
|
|
int rc = 0, t_rc;
|
|
- int i, j;
|
|
|
|
|
|
+ int j;
|
|
|
|
|
|
for_each_hwfn(cdev, j) {
|
|
for_each_hwfn(cdev, j) {
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[j];
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[j];
|
|
@@ -770,7 +816,8 @@ int qed_hw_stop(struct qed_dev *cdev)
|
|
|
|
|
|
rc = qed_sp_pf_stop(p_hwfn);
|
|
rc = qed_sp_pf_stop(p_hwfn);
|
|
if (rc)
|
|
if (rc)
|
|
- return rc;
|
|
|
|
|
|
+ DP_NOTICE(p_hwfn,
|
|
|
|
+ "Failed to close PF against FW. Continue to stop HW to prevent illegal host access by the device\n");
|
|
|
|
|
|
qed_wr(p_hwfn, p_ptt,
|
|
qed_wr(p_hwfn, p_ptt,
|
|
NIG_REG_RX_LLH_BRB_GATE_DNTFWD_PERPF, 0x1);
|
|
NIG_REG_RX_LLH_BRB_GATE_DNTFWD_PERPF, 0x1);
|
|
@@ -781,24 +828,7 @@ int qed_hw_stop(struct qed_dev *cdev)
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_ROCE, 0x0);
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_ROCE, 0x0);
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_OPENFLOW, 0x0);
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_OPENFLOW, 0x0);
|
|
|
|
|
|
- qed_wr(p_hwfn, p_ptt, TM_REG_PF_ENABLE_CONN, 0x0);
|
|
|
|
- qed_wr(p_hwfn, p_ptt, TM_REG_PF_ENABLE_TASK, 0x0);
|
|
|
|
- for (i = 0; i < QED_HW_STOP_RETRY_LIMIT; i++) {
|
|
|
|
- if ((!qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_CONN)) &&
|
|
|
|
- (!qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_TASK)))
|
|
|
|
- break;
|
|
|
|
-
|
|
|
|
- usleep_range(1000, 2000);
|
|
|
|
- }
|
|
|
|
- if (i == QED_HW_STOP_RETRY_LIMIT)
|
|
|
|
- DP_NOTICE(p_hwfn,
|
|
|
|
- "Timers linear scans are not over [Connection %02x Tasks %02x]\n",
|
|
|
|
- (u8)qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_CONN),
|
|
|
|
- (u8)qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_TASK));
|
|
|
|
|
|
+ qed_hw_timers_stop(cdev, p_hwfn, p_ptt);
|
|
|
|
|
|
/* Disable Attention Generation */
|
|
/* Disable Attention Generation */
|
|
qed_int_igu_disable_int(p_hwfn, p_ptt);
|
|
qed_int_igu_disable_int(p_hwfn, p_ptt);
|
|
@@ -827,7 +857,7 @@ int qed_hw_stop(struct qed_dev *cdev)
|
|
|
|
|
|
void qed_hw_stop_fastpath(struct qed_dev *cdev)
|
|
void qed_hw_stop_fastpath(struct qed_dev *cdev)
|
|
{
|
|
{
|
|
- int i, j;
|
|
|
|
|
|
+ int j;
|
|
|
|
|
|
for_each_hwfn(cdev, j) {
|
|
for_each_hwfn(cdev, j) {
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[j];
|
|
struct qed_hwfn *p_hwfn = &cdev->hwfns[j];
|
|
@@ -846,25 +876,6 @@ void qed_hw_stop_fastpath(struct qed_dev *cdev)
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_ROCE, 0x0);
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_ROCE, 0x0);
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_OPENFLOW, 0x0);
|
|
qed_wr(p_hwfn, p_ptt, PRS_REG_SEARCH_OPENFLOW, 0x0);
|
|
|
|
|
|
- qed_wr(p_hwfn, p_ptt, TM_REG_PF_ENABLE_CONN, 0x0);
|
|
|
|
- qed_wr(p_hwfn, p_ptt, TM_REG_PF_ENABLE_TASK, 0x0);
|
|
|
|
- for (i = 0; i < QED_HW_STOP_RETRY_LIMIT; i++) {
|
|
|
|
- if ((!qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_CONN)) &&
|
|
|
|
- (!qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_TASK)))
|
|
|
|
- break;
|
|
|
|
-
|
|
|
|
- usleep_range(1000, 2000);
|
|
|
|
- }
|
|
|
|
- if (i == QED_HW_STOP_RETRY_LIMIT)
|
|
|
|
- DP_NOTICE(p_hwfn,
|
|
|
|
- "Timers linear scans are not over [Connection %02x Tasks %02x]\n",
|
|
|
|
- (u8)qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_CONN),
|
|
|
|
- (u8)qed_rd(p_hwfn, p_ptt,
|
|
|
|
- TM_REG_PF_SCAN_ACTIVE_TASK));
|
|
|
|
-
|
|
|
|
qed_int_igu_init_pure_rt(p_hwfn, p_ptt, false, false);
|
|
qed_int_igu_init_pure_rt(p_hwfn, p_ptt, false, false);
|
|
|
|
|
|
/* Need to wait 1ms to guarantee SBs are cleared */
|
|
/* Need to wait 1ms to guarantee SBs are cleared */
|
|
@@ -949,18 +960,8 @@ static void qed_hw_hwfn_free(struct qed_hwfn *p_hwfn)
|
|
}
|
|
}
|
|
|
|
|
|
/* Setup bar access */
|
|
/* Setup bar access */
|
|
-static int qed_hw_hwfn_prepare(struct qed_hwfn *p_hwfn)
|
|
|
|
|
|
+static void qed_hw_hwfn_prepare(struct qed_hwfn *p_hwfn)
|
|
{
|
|
{
|
|
- int rc;
|
|
|
|
-
|
|
|
|
- /* Allocate PTT pool */
|
|
|
|
- rc = qed_ptt_pool_alloc(p_hwfn);
|
|
|
|
- if (rc)
|
|
|
|
- return rc;
|
|
|
|
-
|
|
|
|
- /* Allocate the main PTT */
|
|
|
|
- p_hwfn->p_main_ptt = qed_get_reserved_ptt(p_hwfn, RESERVED_PTT_MAIN);
|
|
|
|
-
|
|
|
|
/* clear indirect access */
|
|
/* clear indirect access */
|
|
qed_wr(p_hwfn, p_hwfn->p_main_ptt, PGLUE_B_REG_PGL_ADDR_88_F0, 0);
|
|
qed_wr(p_hwfn, p_hwfn->p_main_ptt, PGLUE_B_REG_PGL_ADDR_88_F0, 0);
|
|
qed_wr(p_hwfn, p_hwfn->p_main_ptt, PGLUE_B_REG_PGL_ADDR_8C_F0, 0);
|
|
qed_wr(p_hwfn, p_hwfn->p_main_ptt, PGLUE_B_REG_PGL_ADDR_8C_F0, 0);
|
|
@@ -975,8 +976,6 @@ static int qed_hw_hwfn_prepare(struct qed_hwfn *p_hwfn)
|
|
/* enable internal target-read */
|
|
/* enable internal target-read */
|
|
qed_wr(p_hwfn, p_hwfn->p_main_ptt,
|
|
qed_wr(p_hwfn, p_hwfn->p_main_ptt,
|
|
PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ, 1);
|
|
PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ, 1);
|
|
-
|
|
|
|
- return 0;
|
|
|
|
}
|
|
}
|
|
|
|
|
|
static void get_function_id(struct qed_hwfn *p_hwfn)
|
|
static void get_function_id(struct qed_hwfn *p_hwfn)
|
|
@@ -1084,13 +1083,6 @@ static int qed_hw_get_nvm_info(struct qed_hwfn *p_hwfn,
|
|
/* Read nvm_cfg1 (Notice this is just offset, and not offsize (TBD) */
|
|
/* Read nvm_cfg1 (Notice this is just offset, and not offsize (TBD) */
|
|
nvm_cfg1_offset = qed_rd(p_hwfn, p_ptt, nvm_cfg_addr + 4);
|
|
nvm_cfg1_offset = qed_rd(p_hwfn, p_ptt, nvm_cfg_addr + 4);
|
|
|
|
|
|
- /* Read Vendor Id / Device Id */
|
|
|
|
- addr = MCP_REG_SCRATCH + nvm_cfg1_offset +
|
|
|
|
- offsetof(struct nvm_cfg1, glob) +
|
|
|
|
- offsetof(struct nvm_cfg1_glob, pci_id);
|
|
|
|
- p_hwfn->hw_info.vendor_id = qed_rd(p_hwfn, p_ptt, addr) &
|
|
|
|
- NVM_CFG1_GLOB_VENDOR_ID_MASK;
|
|
|
|
-
|
|
|
|
addr = MCP_REG_SCRATCH + nvm_cfg1_offset +
|
|
addr = MCP_REG_SCRATCH + nvm_cfg1_offset +
|
|
offsetof(struct nvm_cfg1, glob) +
|
|
offsetof(struct nvm_cfg1, glob) +
|
|
offsetof(struct nvm_cfg1_glob, core_cfg);
|
|
offsetof(struct nvm_cfg1_glob, core_cfg);
|
|
@@ -1284,7 +1276,7 @@ qed_get_hw_info(struct qed_hwfn *p_hwfn,
|
|
return rc;
|
|
return rc;
|
|
}
|
|
}
|
|
|
|
|
|
-static void qed_get_dev_info(struct qed_dev *cdev)
|
|
|
|
|
|
+static int qed_get_dev_info(struct qed_dev *cdev)
|
|
{
|
|
{
|
|
struct qed_hwfn *p_hwfn = QED_LEADING_HWFN(cdev);
|
|
struct qed_hwfn *p_hwfn = QED_LEADING_HWFN(cdev);
|
|
u32 tmp;
|
|
u32 tmp;
|
|
@@ -1323,6 +1315,14 @@ static void qed_get_dev_info(struct qed_dev *cdev)
|
|
"Chip details - Num: %04x Rev: %04x Bond id: %04x Metal: %04x\n",
|
|
"Chip details - Num: %04x Rev: %04x Bond id: %04x Metal: %04x\n",
|
|
cdev->chip_num, cdev->chip_rev,
|
|
cdev->chip_num, cdev->chip_rev,
|
|
cdev->chip_bond_id, cdev->chip_metal);
|
|
cdev->chip_bond_id, cdev->chip_metal);
|
|
|
|
+
|
|
|
|
+ if (QED_IS_BB(cdev) && CHIP_REV_IS_A0(cdev)) {
|
|
|
|
+ DP_NOTICE(cdev->hwfns,
|
|
|
|
+ "The chip type/rev (BB A0) is not supported!\n");
|
|
|
|
+ return -EINVAL;
|
|
|
|
+ }
|
|
|
|
+
|
|
|
|
+ return 0;
|
|
}
|
|
}
|
|
|
|
|
|
static int qed_hw_prepare_single(struct qed_hwfn *p_hwfn,
|
|
static int qed_hw_prepare_single(struct qed_hwfn *p_hwfn,
|
|
@@ -1345,15 +1345,24 @@ static int qed_hw_prepare_single(struct qed_hwfn *p_hwfn,
|
|
|
|
|
|
get_function_id(p_hwfn);
|
|
get_function_id(p_hwfn);
|
|
|
|
|
|
- rc = qed_hw_hwfn_prepare(p_hwfn);
|
|
|
|
|
|
+ /* Allocate PTT pool */
|
|
|
|
+ rc = qed_ptt_pool_alloc(p_hwfn);
|
|
if (rc) {
|
|
if (rc) {
|
|
DP_NOTICE(p_hwfn, "Failed to prepare hwfn's hw\n");
|
|
DP_NOTICE(p_hwfn, "Failed to prepare hwfn's hw\n");
|
|
goto err0;
|
|
goto err0;
|
|
}
|
|
}
|
|
|
|
|
|
|
|
+ /* Allocate the main PTT */
|
|
|
|
+ p_hwfn->p_main_ptt = qed_get_reserved_ptt(p_hwfn, RESERVED_PTT_MAIN);
|
|
|
|
+
|
|
/* First hwfn learns basic information, e.g., number of hwfns */
|
|
/* First hwfn learns basic information, e.g., number of hwfns */
|
|
- if (!p_hwfn->my_id)
|
|
|
|
- qed_get_dev_info(p_hwfn->cdev);
|
|
|
|
|
|
+ if (!p_hwfn->my_id) {
|
|
|
|
+ rc = qed_get_dev_info(p_hwfn->cdev);
|
|
|
|
+ if (rc != 0)
|
|
|
|
+ goto err1;
|
|
|
|
+ }
|
|
|
|
+
|
|
|
|
+ qed_hw_hwfn_prepare(p_hwfn);
|
|
|
|
|
|
/* Initialize MCP structure */
|
|
/* Initialize MCP structure */
|
|
rc = qed_mcp_cmd_init(p_hwfn, p_hwfn->p_main_ptt);
|
|
rc = qed_mcp_cmd_init(p_hwfn, p_hwfn->p_main_ptt);
|
|
@@ -1385,17 +1394,6 @@ err0:
|
|
return rc;
|
|
return rc;
|
|
}
|
|
}
|
|
|
|
|
|
-static u32 qed_hw_bar_size(struct qed_hwfn *p_hwfn,
|
|
|
|
- u8 bar_id)
|
|
|
|
-{
|
|
|
|
- u32 bar_reg = (bar_id == 0 ? PGLUE_B_REG_PF_BAR0_SIZE
|
|
|
|
- : PGLUE_B_REG_PF_BAR1_SIZE);
|
|
|
|
- u32 val = qed_rd(p_hwfn, p_hwfn->p_main_ptt, bar_reg);
|
|
|
|
-
|
|
|
|
- /* Get the BAR size(in KB) from hardware given val */
|
|
|
|
- return 1 << (val + 15);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
int qed_hw_prepare(struct qed_dev *cdev,
|
|
int qed_hw_prepare(struct qed_dev *cdev,
|
|
int personality)
|
|
int personality)
|
|
{
|
|
{
|
|
@@ -1420,11 +1418,11 @@ int qed_hw_prepare(struct qed_dev *cdev,
|
|
u8 __iomem *addr;
|
|
u8 __iomem *addr;
|
|
|
|
|
|
/* adjust bar offset for second engine */
|
|
/* adjust bar offset for second engine */
|
|
- addr = cdev->regview + qed_hw_bar_size(p_hwfn, 0) / 2;
|
|
|
|
|
|
+ addr = cdev->regview + qed_hw_bar_size(p_hwfn, BAR_ID_0) / 2;
|
|
p_regview = addr;
|
|
p_regview = addr;
|
|
|
|
|
|
/* adjust doorbell bar offset for second engine */
|
|
/* adjust doorbell bar offset for second engine */
|
|
- addr = cdev->doorbells + qed_hw_bar_size(p_hwfn, 1) / 2;
|
|
|
|
|
|
+ addr = cdev->doorbells + qed_hw_bar_size(p_hwfn, BAR_ID_1) / 2;
|
|
p_doorbell = addr;
|
|
p_doorbell = addr;
|
|
|
|
|
|
/* prepare second hw function */
|
|
/* prepare second hw function */
|
|
@@ -1536,223 +1534,6 @@ void qed_chain_free(struct qed_dev *cdev,
|
|
p_chain->p_phys_addr);
|
|
p_chain->p_phys_addr);
|
|
}
|
|
}
|
|
|
|
|
|
-static void __qed_get_vport_stats(struct qed_dev *cdev,
|
|
|
|
- struct qed_eth_stats *stats)
|
|
|
|
-{
|
|
|
|
- int i, j;
|
|
|
|
-
|
|
|
|
- memset(stats, 0, sizeof(*stats));
|
|
|
|
-
|
|
|
|
- for_each_hwfn(cdev, i) {
|
|
|
|
- struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
- struct eth_mstorm_per_queue_stat mstats;
|
|
|
|
- struct eth_ustorm_per_queue_stat ustats;
|
|
|
|
- struct eth_pstorm_per_queue_stat pstats;
|
|
|
|
- struct tstorm_per_port_stat tstats;
|
|
|
|
- struct port_stats port_stats;
|
|
|
|
- struct qed_ptt *p_ptt = qed_ptt_acquire(p_hwfn);
|
|
|
|
-
|
|
|
|
- if (!p_ptt) {
|
|
|
|
- DP_ERR(p_hwfn, "Failed to acquire ptt\n");
|
|
|
|
- continue;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- memset(&mstats, 0, sizeof(mstats));
|
|
|
|
- qed_memcpy_from(p_hwfn, p_ptt, &mstats,
|
|
|
|
- p_hwfn->storm_stats.mstats.address,
|
|
|
|
- p_hwfn->storm_stats.mstats.len);
|
|
|
|
-
|
|
|
|
- memset(&ustats, 0, sizeof(ustats));
|
|
|
|
- qed_memcpy_from(p_hwfn, p_ptt, &ustats,
|
|
|
|
- p_hwfn->storm_stats.ustats.address,
|
|
|
|
- p_hwfn->storm_stats.ustats.len);
|
|
|
|
-
|
|
|
|
- memset(&pstats, 0, sizeof(pstats));
|
|
|
|
- qed_memcpy_from(p_hwfn, p_ptt, &pstats,
|
|
|
|
- p_hwfn->storm_stats.pstats.address,
|
|
|
|
- p_hwfn->storm_stats.pstats.len);
|
|
|
|
-
|
|
|
|
- memset(&tstats, 0, sizeof(tstats));
|
|
|
|
- qed_memcpy_from(p_hwfn, p_ptt, &tstats,
|
|
|
|
- p_hwfn->storm_stats.tstats.address,
|
|
|
|
- p_hwfn->storm_stats.tstats.len);
|
|
|
|
-
|
|
|
|
- memset(&port_stats, 0, sizeof(port_stats));
|
|
|
|
-
|
|
|
|
- if (p_hwfn->mcp_info)
|
|
|
|
- qed_memcpy_from(p_hwfn, p_ptt, &port_stats,
|
|
|
|
- p_hwfn->mcp_info->port_addr +
|
|
|
|
- offsetof(struct public_port, stats),
|
|
|
|
- sizeof(port_stats));
|
|
|
|
- qed_ptt_release(p_hwfn, p_ptt);
|
|
|
|
-
|
|
|
|
- stats->no_buff_discards +=
|
|
|
|
- HILO_64_REGPAIR(mstats.no_buff_discard);
|
|
|
|
- stats->packet_too_big_discard +=
|
|
|
|
- HILO_64_REGPAIR(mstats.packet_too_big_discard);
|
|
|
|
- stats->ttl0_discard +=
|
|
|
|
- HILO_64_REGPAIR(mstats.ttl0_discard);
|
|
|
|
- stats->tpa_coalesced_pkts +=
|
|
|
|
- HILO_64_REGPAIR(mstats.tpa_coalesced_pkts);
|
|
|
|
- stats->tpa_coalesced_events +=
|
|
|
|
- HILO_64_REGPAIR(mstats.tpa_coalesced_events);
|
|
|
|
- stats->tpa_aborts_num +=
|
|
|
|
- HILO_64_REGPAIR(mstats.tpa_aborts_num);
|
|
|
|
- stats->tpa_coalesced_bytes +=
|
|
|
|
- HILO_64_REGPAIR(mstats.tpa_coalesced_bytes);
|
|
|
|
-
|
|
|
|
- stats->rx_ucast_bytes +=
|
|
|
|
- HILO_64_REGPAIR(ustats.rcv_ucast_bytes);
|
|
|
|
- stats->rx_mcast_bytes +=
|
|
|
|
- HILO_64_REGPAIR(ustats.rcv_mcast_bytes);
|
|
|
|
- stats->rx_bcast_bytes +=
|
|
|
|
- HILO_64_REGPAIR(ustats.rcv_bcast_bytes);
|
|
|
|
- stats->rx_ucast_pkts +=
|
|
|
|
- HILO_64_REGPAIR(ustats.rcv_ucast_pkts);
|
|
|
|
- stats->rx_mcast_pkts +=
|
|
|
|
- HILO_64_REGPAIR(ustats.rcv_mcast_pkts);
|
|
|
|
- stats->rx_bcast_pkts +=
|
|
|
|
- HILO_64_REGPAIR(ustats.rcv_bcast_pkts);
|
|
|
|
-
|
|
|
|
- stats->mftag_filter_discards +=
|
|
|
|
- HILO_64_REGPAIR(tstats.mftag_filter_discard);
|
|
|
|
- stats->mac_filter_discards +=
|
|
|
|
- HILO_64_REGPAIR(tstats.eth_mac_filter_discard);
|
|
|
|
-
|
|
|
|
- stats->tx_ucast_bytes +=
|
|
|
|
- HILO_64_REGPAIR(pstats.sent_ucast_bytes);
|
|
|
|
- stats->tx_mcast_bytes +=
|
|
|
|
- HILO_64_REGPAIR(pstats.sent_mcast_bytes);
|
|
|
|
- stats->tx_bcast_bytes +=
|
|
|
|
- HILO_64_REGPAIR(pstats.sent_bcast_bytes);
|
|
|
|
- stats->tx_ucast_pkts +=
|
|
|
|
- HILO_64_REGPAIR(pstats.sent_ucast_pkts);
|
|
|
|
- stats->tx_mcast_pkts +=
|
|
|
|
- HILO_64_REGPAIR(pstats.sent_mcast_pkts);
|
|
|
|
- stats->tx_bcast_pkts +=
|
|
|
|
- HILO_64_REGPAIR(pstats.sent_bcast_pkts);
|
|
|
|
- stats->tx_err_drop_pkts +=
|
|
|
|
- HILO_64_REGPAIR(pstats.error_drop_pkts);
|
|
|
|
- stats->rx_64_byte_packets += port_stats.pmm.r64;
|
|
|
|
- stats->rx_127_byte_packets += port_stats.pmm.r127;
|
|
|
|
- stats->rx_255_byte_packets += port_stats.pmm.r255;
|
|
|
|
- stats->rx_511_byte_packets += port_stats.pmm.r511;
|
|
|
|
- stats->rx_1023_byte_packets += port_stats.pmm.r1023;
|
|
|
|
- stats->rx_1518_byte_packets += port_stats.pmm.r1518;
|
|
|
|
- stats->rx_1522_byte_packets += port_stats.pmm.r1522;
|
|
|
|
- stats->rx_2047_byte_packets += port_stats.pmm.r2047;
|
|
|
|
- stats->rx_4095_byte_packets += port_stats.pmm.r4095;
|
|
|
|
- stats->rx_9216_byte_packets += port_stats.pmm.r9216;
|
|
|
|
- stats->rx_16383_byte_packets += port_stats.pmm.r16383;
|
|
|
|
- stats->rx_crc_errors += port_stats.pmm.rfcs;
|
|
|
|
- stats->rx_mac_crtl_frames += port_stats.pmm.rxcf;
|
|
|
|
- stats->rx_pause_frames += port_stats.pmm.rxpf;
|
|
|
|
- stats->rx_pfc_frames += port_stats.pmm.rxpp;
|
|
|
|
- stats->rx_align_errors += port_stats.pmm.raln;
|
|
|
|
- stats->rx_carrier_errors += port_stats.pmm.rfcr;
|
|
|
|
- stats->rx_oversize_packets += port_stats.pmm.rovr;
|
|
|
|
- stats->rx_jabbers += port_stats.pmm.rjbr;
|
|
|
|
- stats->rx_undersize_packets += port_stats.pmm.rund;
|
|
|
|
- stats->rx_fragments += port_stats.pmm.rfrg;
|
|
|
|
- stats->tx_64_byte_packets += port_stats.pmm.t64;
|
|
|
|
- stats->tx_65_to_127_byte_packets += port_stats.pmm.t127;
|
|
|
|
- stats->tx_128_to_255_byte_packets += port_stats.pmm.t255;
|
|
|
|
- stats->tx_256_to_511_byte_packets += port_stats.pmm.t511;
|
|
|
|
- stats->tx_512_to_1023_byte_packets += port_stats.pmm.t1023;
|
|
|
|
- stats->tx_1024_to_1518_byte_packets += port_stats.pmm.t1518;
|
|
|
|
- stats->tx_1519_to_2047_byte_packets += port_stats.pmm.t2047;
|
|
|
|
- stats->tx_2048_to_4095_byte_packets += port_stats.pmm.t4095;
|
|
|
|
- stats->tx_4096_to_9216_byte_packets += port_stats.pmm.t9216;
|
|
|
|
- stats->tx_9217_to_16383_byte_packets += port_stats.pmm.t16383;
|
|
|
|
- stats->tx_pause_frames += port_stats.pmm.txpf;
|
|
|
|
- stats->tx_pfc_frames += port_stats.pmm.txpp;
|
|
|
|
- stats->tx_lpi_entry_count += port_stats.pmm.tlpiec;
|
|
|
|
- stats->tx_total_collisions += port_stats.pmm.tncl;
|
|
|
|
- stats->rx_mac_bytes += port_stats.pmm.rbyte;
|
|
|
|
- stats->rx_mac_uc_packets += port_stats.pmm.rxuca;
|
|
|
|
- stats->rx_mac_mc_packets += port_stats.pmm.rxmca;
|
|
|
|
- stats->rx_mac_bc_packets += port_stats.pmm.rxbca;
|
|
|
|
- stats->rx_mac_frames_ok += port_stats.pmm.rxpok;
|
|
|
|
- stats->tx_mac_bytes += port_stats.pmm.tbyte;
|
|
|
|
- stats->tx_mac_uc_packets += port_stats.pmm.txuca;
|
|
|
|
- stats->tx_mac_mc_packets += port_stats.pmm.txmca;
|
|
|
|
- stats->tx_mac_bc_packets += port_stats.pmm.txbca;
|
|
|
|
- stats->tx_mac_ctrl_frames += port_stats.pmm.txcf;
|
|
|
|
-
|
|
|
|
- for (j = 0; j < 8; j++) {
|
|
|
|
- stats->brb_truncates += port_stats.brb.brb_truncate[j];
|
|
|
|
- stats->brb_discards += port_stats.brb.brb_discard[j];
|
|
|
|
- }
|
|
|
|
- }
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-void qed_get_vport_stats(struct qed_dev *cdev,
|
|
|
|
- struct qed_eth_stats *stats)
|
|
|
|
-{
|
|
|
|
- u32 i;
|
|
|
|
-
|
|
|
|
- if (!cdev) {
|
|
|
|
- memset(stats, 0, sizeof(*stats));
|
|
|
|
- return;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- __qed_get_vport_stats(cdev, stats);
|
|
|
|
-
|
|
|
|
- if (!cdev->reset_stats)
|
|
|
|
- return;
|
|
|
|
-
|
|
|
|
- /* Reduce the statistics baseline */
|
|
|
|
- for (i = 0; i < sizeof(struct qed_eth_stats) / sizeof(u64); i++)
|
|
|
|
- ((u64 *)stats)[i] -= ((u64 *)cdev->reset_stats)[i];
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/* zeroes V-PORT specific portion of stats (Port stats remains untouched) */
|
|
|
|
-void qed_reset_vport_stats(struct qed_dev *cdev)
|
|
|
|
-{
|
|
|
|
- int i;
|
|
|
|
-
|
|
|
|
- for_each_hwfn(cdev, i) {
|
|
|
|
- struct qed_hwfn *p_hwfn = &cdev->hwfns[i];
|
|
|
|
- struct eth_mstorm_per_queue_stat mstats;
|
|
|
|
- struct eth_ustorm_per_queue_stat ustats;
|
|
|
|
- struct eth_pstorm_per_queue_stat pstats;
|
|
|
|
- struct qed_ptt *p_ptt = qed_ptt_acquire(p_hwfn);
|
|
|
|
-
|
|
|
|
- if (!p_ptt) {
|
|
|
|
- DP_ERR(p_hwfn, "Failed to acquire ptt\n");
|
|
|
|
- continue;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- memset(&mstats, 0, sizeof(mstats));
|
|
|
|
- qed_memcpy_to(p_hwfn, p_ptt,
|
|
|
|
- p_hwfn->storm_stats.mstats.address,
|
|
|
|
- &mstats,
|
|
|
|
- p_hwfn->storm_stats.mstats.len);
|
|
|
|
-
|
|
|
|
- memset(&ustats, 0, sizeof(ustats));
|
|
|
|
- qed_memcpy_to(p_hwfn, p_ptt,
|
|
|
|
- p_hwfn->storm_stats.ustats.address,
|
|
|
|
- &ustats,
|
|
|
|
- p_hwfn->storm_stats.ustats.len);
|
|
|
|
-
|
|
|
|
- memset(&pstats, 0, sizeof(pstats));
|
|
|
|
- qed_memcpy_to(p_hwfn, p_ptt,
|
|
|
|
- p_hwfn->storm_stats.pstats.address,
|
|
|
|
- &pstats,
|
|
|
|
- p_hwfn->storm_stats.pstats.len);
|
|
|
|
-
|
|
|
|
- qed_ptt_release(p_hwfn, p_ptt);
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /* PORT statistics are not necessarily reset, so we need to
|
|
|
|
- * read and create a baseline for future statistics.
|
|
|
|
- */
|
|
|
|
- if (!cdev->reset_stats)
|
|
|
|
- DP_INFO(cdev, "Reset stats not allocated\n");
|
|
|
|
- else
|
|
|
|
- __qed_get_vport_stats(cdev, cdev->reset_stats);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
int qed_fw_l2_queue(struct qed_hwfn *p_hwfn,
|
|
int qed_fw_l2_queue(struct qed_hwfn *p_hwfn,
|
|
u16 src_id, u16 *dst_id)
|
|
u16 src_id, u16 *dst_id)
|
|
{
|
|
{
|