|
@@ -54,12 +54,11 @@ ENTRY(tegra_resume)
|
|
bne cpu_resume @ no
|
|
bne cpu_resume @ no
|
|
no_cpu0_chk:
|
|
no_cpu0_chk:
|
|
|
|
|
|
-#ifndef CONFIG_ARCH_TEGRA_2x_SOC
|
|
|
|
/* Are we on Tegra20? */
|
|
/* Are we on Tegra20? */
|
|
cmp r6, #TEGRA20
|
|
cmp r6, #TEGRA20
|
|
beq 1f @ Yes
|
|
beq 1f @ Yes
|
|
/* Clear the flow controller flags for this CPU. */
|
|
/* Clear the flow controller flags for this CPU. */
|
|
- cpu_to_csr_req r1, r0
|
|
|
|
|
|
+ cpu_to_csr_reg r1, r0
|
|
mov32 r2, TEGRA_FLOW_CTRL_BASE
|
|
mov32 r2, TEGRA_FLOW_CTRL_BASE
|
|
ldr r1, [r2, r1]
|
|
ldr r1, [r2, r1]
|
|
/* Clear event & intr flag */
|
|
/* Clear event & intr flag */
|
|
@@ -70,7 +69,6 @@ no_cpu0_chk:
|
|
bic r1, r1, r0
|
|
bic r1, r1, r0
|
|
str r1, [r2]
|
|
str r1, [r2]
|
|
1:
|
|
1:
|
|
-#endif
|
|
|
|
|
|
|
|
check_cpu_part_num 0xc09, r8, r9
|
|
check_cpu_part_num 0xc09, r8, r9
|
|
bne not_ca9
|
|
bne not_ca9
|