|
@@ -802,6 +802,10 @@ struct intel_dp {
|
|
|
bool has_aux_irq,
|
|
|
int send_bytes,
|
|
|
uint32_t aux_clock_divider);
|
|
|
+
|
|
|
+ /* This is called before a link training is starterd */
|
|
|
+ void (*prepare_link_retrain)(struct intel_dp *intel_dp);
|
|
|
+
|
|
|
bool train_set_valid;
|
|
|
|
|
|
/* Displayport compliance testing */
|
|
@@ -1006,7 +1010,7 @@ void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc);
|
|
|
bool intel_ddi_pll_select(struct intel_crtc *crtc,
|
|
|
struct intel_crtc_state *crtc_state);
|
|
|
void intel_ddi_set_pipe_settings(struct drm_crtc *crtc);
|
|
|
-void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder);
|
|
|
+void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp);
|
|
|
bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector);
|
|
|
void intel_ddi_fdi_disable(struct drm_crtc *crtc);
|
|
|
void intel_ddi_get_config(struct intel_encoder *encoder,
|