|
@@ -135,16 +135,22 @@ enum {
|
|
|
enum {
|
|
|
NVME_CC_ENABLE = 1 << 0,
|
|
|
NVME_CC_CSS_NVM = 0 << 4,
|
|
|
+ NVME_CC_EN_SHIFT = 0,
|
|
|
+ NVME_CC_CSS_SHIFT = 4,
|
|
|
NVME_CC_MPS_SHIFT = 7,
|
|
|
- NVME_CC_ARB_RR = 0 << 11,
|
|
|
- NVME_CC_ARB_WRRU = 1 << 11,
|
|
|
- NVME_CC_ARB_VS = 7 << 11,
|
|
|
- NVME_CC_SHN_NONE = 0 << 14,
|
|
|
- NVME_CC_SHN_NORMAL = 1 << 14,
|
|
|
- NVME_CC_SHN_ABRUPT = 2 << 14,
|
|
|
- NVME_CC_SHN_MASK = 3 << 14,
|
|
|
- NVME_CC_IOSQES = NVME_NVM_IOSQES << 16,
|
|
|
- NVME_CC_IOCQES = NVME_NVM_IOCQES << 20,
|
|
|
+ NVME_CC_AMS_SHIFT = 11,
|
|
|
+ NVME_CC_SHN_SHIFT = 14,
|
|
|
+ NVME_CC_IOSQES_SHIFT = 16,
|
|
|
+ NVME_CC_IOCQES_SHIFT = 20,
|
|
|
+ NVME_CC_ARB_RR = 0 << NVME_CC_AMS_SHIFT,
|
|
|
+ NVME_CC_ARB_WRRU = 1 << NVME_CC_AMS_SHIFT,
|
|
|
+ NVME_CC_ARB_VS = 7 << NVME_CC_AMS_SHIFT,
|
|
|
+ NVME_CC_SHN_NONE = 0 << NVME_CC_SHN_SHIFT,
|
|
|
+ NVME_CC_SHN_NORMAL = 1 << NVME_CC_SHN_SHIFT,
|
|
|
+ NVME_CC_SHN_ABRUPT = 2 << NVME_CC_SHN_SHIFT,
|
|
|
+ NVME_CC_SHN_MASK = 3 << NVME_CC_SHN_SHIFT,
|
|
|
+ NVME_CC_IOSQES = NVME_NVM_IOSQES << NVME_CC_IOSQES_SHIFT,
|
|
|
+ NVME_CC_IOCQES = NVME_NVM_IOCQES << NVME_CC_IOCQES_SHIFT,
|
|
|
NVME_CSTS_RDY = 1 << 0,
|
|
|
NVME_CSTS_CFS = 1 << 1,
|
|
|
NVME_CSTS_NSSRO = 1 << 4,
|