|
@@ -12,15 +12,6 @@
|
|
#ifndef __ARM_PERF_EVENT_H__
|
|
#ifndef __ARM_PERF_EVENT_H__
|
|
#define __ARM_PERF_EVENT_H__
|
|
#define __ARM_PERF_EVENT_H__
|
|
|
|
|
|
-/*
|
|
|
|
- * The ARMv7 CPU PMU supports up to 32 event counters.
|
|
|
|
- */
|
|
|
|
-#define ARMPMU_MAX_HWEVENTS 32
|
|
|
|
-
|
|
|
|
-#define HW_OP_UNSUPPORTED 0xFFFF
|
|
|
|
-#define C(_x) PERF_COUNT_HW_CACHE_##_x
|
|
|
|
-#define CACHE_OP_UNSUPPORTED 0xFFFF
|
|
|
|
-
|
|
|
|
#ifdef CONFIG_HW_PERF_EVENTS
|
|
#ifdef CONFIG_HW_PERF_EVENTS
|
|
struct pt_regs;
|
|
struct pt_regs;
|
|
extern unsigned long perf_instruction_pointer(struct pt_regs *regs);
|
|
extern unsigned long perf_instruction_pointer(struct pt_regs *regs);
|