|
@@ -269,6 +269,19 @@
|
|
|
enable-mask = <0x2>;
|
|
|
clock-output-names = "rtcclk";
|
|
|
};
|
|
|
+
|
|
|
+ rngpkaclk: rngpkaclk@17000000 {
|
|
|
+ compatible = "apm,xgene-device-clock";
|
|
|
+ #clock-cells = <1>;
|
|
|
+ clocks = <&socplldiv2 0>;
|
|
|
+ reg = <0x0 0x17000000 0x0 0x2000>;
|
|
|
+ reg-names = "csr-reg";
|
|
|
+ csr-offset = <0xc>;
|
|
|
+ csr-mask = <0x10>;
|
|
|
+ enable-offset = <0x10>;
|
|
|
+ enable-mask = <0x10>;
|
|
|
+ clock-output-names = "rngpkaclk";
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
serial0: serial@1c020000 {
|
|
@@ -421,5 +434,13 @@
|
|
|
|
|
|
};
|
|
|
};
|
|
|
+
|
|
|
+ rng: rng@10520000 {
|
|
|
+ compatible = "apm,xgene-rng";
|
|
|
+ reg = <0x0 0x10520000 0x0 0x100>;
|
|
|
+ interrupts = <0x0 0x41 0x4>;
|
|
|
+ clocks = <&rngpkaclk 0>;
|
|
|
+ };
|
|
|
+
|
|
|
};
|
|
|
};
|