|
@@ -653,9 +653,6 @@ static int mv_xor_v2_descq_init(struct mv_xor_v2_device *xor_dev)
|
|
|
writel((xor_dev->hw_desq & 0xFFFF00000000) >> 32,
|
|
|
xor_dev->dma_base + MV_XOR_V2_DMA_DESQ_BAHR_OFF);
|
|
|
|
|
|
- /* enable the DMA engine */
|
|
|
- writel(0, xor_dev->dma_base + MV_XOR_V2_DMA_DESQ_STOP_OFF);
|
|
|
-
|
|
|
/*
|
|
|
* This is a temporary solution, until we activate the
|
|
|
* SMMU. Set the attributes for reading & writing data buffers
|
|
@@ -699,6 +696,9 @@ static int mv_xor_v2_descq_init(struct mv_xor_v2_device *xor_dev)
|
|
|
reg |= MV_XOR_V2_GLOB_PAUSE_AXI_TIME_DIS_VAL;
|
|
|
writel(reg, xor_dev->glob_base + MV_XOR_V2_GLOB_PAUSE);
|
|
|
|
|
|
+ /* enable the DMA engine */
|
|
|
+ writel(0, xor_dev->dma_base + MV_XOR_V2_DMA_DESQ_STOP_OFF);
|
|
|
+
|
|
|
return 0;
|
|
|
}
|
|
|
|