|
@@ -473,8 +473,9 @@
|
|
|
reg = <0 0xe60b0000 0 0x425>;
|
|
|
interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp9_clks R8A7793_CLK_IICDVFS>;
|
|
|
- dmas = <&dmac0 0x77>, <&dmac0 0x78>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x77>, <&dmac0 0x78>,
|
|
|
+ <&dmac1 0x77>, <&dmac1 0x78>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -486,8 +487,9 @@
|
|
|
reg = <0 0xe6500000 0 0x425>;
|
|
|
interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp3_clks R8A7793_CLK_IIC0>;
|
|
|
- dmas = <&dmac0 0x61>, <&dmac0 0x62>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x61>, <&dmac0 0x62>,
|
|
|
+ <&dmac1 0x61>, <&dmac1 0x62>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -499,8 +501,9 @@
|
|
|
reg = <0 0xe6510000 0 0x425>;
|
|
|
interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp3_clks R8A7793_CLK_IIC1>;
|
|
|
- dmas = <&dmac0 0x65>, <&dmac0 0x66>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x65>, <&dmac0 0x66>,
|
|
|
+ <&dmac1 0x65>, <&dmac1 0x66>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -515,8 +518,9 @@
|
|
|
reg = <0 0xee100000 0 0x328>;
|
|
|
interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp3_clks R8A7793_CLK_SDHI0>;
|
|
|
- dmas = <&dmac0 0xcd>, <&dmac0 0xce>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0xcd>, <&dmac0 0xce>,
|
|
|
+ <&dmac1 0xcd>, <&dmac1 0xce>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -526,8 +530,9 @@
|
|
|
reg = <0 0xee140000 0 0x100>;
|
|
|
interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp3_clks R8A7793_CLK_SDHI1>;
|
|
|
- dmas = <&dmac0 0xc1>, <&dmac0 0xc2>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0xc1>, <&dmac0 0xc2>,
|
|
|
+ <&dmac1 0xc1>, <&dmac1 0xc2>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -537,8 +542,9 @@
|
|
|
reg = <0 0xee160000 0 0x100>;
|
|
|
interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp3_clks R8A7793_CLK_SDHI2>;
|
|
|
- dmas = <&dmac0 0xd3>, <&dmac0 0xd4>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0xd3>, <&dmac0 0xd4>,
|
|
|
+ <&dmac1 0xd3>, <&dmac1 0xd4>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -548,8 +554,9 @@
|
|
|
reg = <0 0xee200000 0 0x80>;
|
|
|
interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp3_clks R8A7793_CLK_MMCIF0>;
|
|
|
- dmas = <&dmac0 0xd1>, <&dmac0 0xd2>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0xd1>, <&dmac0 0xd2>,
|
|
|
+ <&dmac1 0xd1>, <&dmac1 0xd2>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
reg-io-width = <4>;
|
|
|
status = "disabled";
|
|
@@ -563,8 +570,9 @@
|
|
|
interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp2_clks R8A7793_CLK_SCIFA0>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x21>, <&dmac0 0x22>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x21>, <&dmac0 0x22>,
|
|
|
+ <&dmac1 0x21>, <&dmac1 0x22>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -576,8 +584,9 @@
|
|
|
interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp2_clks R8A7793_CLK_SCIFA1>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x25>, <&dmac0 0x26>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x25>, <&dmac0 0x26>,
|
|
|
+ <&dmac1 0x25>, <&dmac1 0x26>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -589,8 +598,9 @@
|
|
|
interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp2_clks R8A7793_CLK_SCIFA2>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x27>, <&dmac0 0x28>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x27>, <&dmac0 0x28>,
|
|
|
+ <&dmac1 0x27>, <&dmac1 0x28>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -602,8 +612,9 @@
|
|
|
interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp11_clks R8A7793_CLK_SCIFA3>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x1b>, <&dmac0 0x1c>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x1b>, <&dmac0 0x1c>,
|
|
|
+ <&dmac1 0x1b>, <&dmac1 0x1c>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -615,8 +626,9 @@
|
|
|
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp11_clks R8A7793_CLK_SCIFA4>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x1f>, <&dmac0 0x20>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x1f>, <&dmac0 0x20>,
|
|
|
+ <&dmac1 0x1f>, <&dmac1 0x20>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -628,8 +640,9 @@
|
|
|
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp11_clks R8A7793_CLK_SCIFA5>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x23>, <&dmac0 0x24>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x23>, <&dmac0 0x24>,
|
|
|
+ <&dmac1 0x23>, <&dmac1 0x24>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -641,8 +654,9 @@
|
|
|
interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp2_clks R8A7793_CLK_SCIFB0>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x3d>, <&dmac0 0x3e>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x3d>, <&dmac0 0x3e>,
|
|
|
+ <&dmac1 0x3d>, <&dmac1 0x3e>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -654,8 +668,9 @@
|
|
|
interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp2_clks R8A7793_CLK_SCIFB1>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x19>, <&dmac0 0x1a>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x19>, <&dmac0 0x1a>,
|
|
|
+ <&dmac1 0x19>, <&dmac1 0x1a>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -667,8 +682,9 @@
|
|
|
interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp2_clks R8A7793_CLK_SCIFB2>;
|
|
|
clock-names = "fck";
|
|
|
- dmas = <&dmac0 0x1d>, <&dmac0 0x1e>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x1d>, <&dmac0 0x1e>,
|
|
|
+ <&dmac1 0x1d>, <&dmac1 0x1e>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -681,8 +697,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_SCIF0>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x29>, <&dmac0 0x2a>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
|
|
|
+ <&dmac1 0x29>, <&dmac1 0x2a>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -695,8 +712,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_SCIF1>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x2d>, <&dmac0 0x2e>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
|
|
|
+ <&dmac1 0x2d>, <&dmac1 0x2e>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -709,8 +727,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_SCIF2>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x2b>, <&dmac0 0x2c>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
|
|
|
+ <&dmac1 0x2b>, <&dmac1 0x2c>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -723,8 +742,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_SCIF3>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x2f>, <&dmac0 0x30>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x2f>, <&dmac0 0x30>,
|
|
|
+ <&dmac1 0x2f>, <&dmac1 0x30>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -737,8 +757,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_SCIF4>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0xfb>, <&dmac0 0xfc>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0xfb>, <&dmac0 0xfc>,
|
|
|
+ <&dmac1 0xfb>, <&dmac1 0xfc>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -751,8 +772,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_SCIF5>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0xfd>, <&dmac0 0xfe>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0xfd>, <&dmac0 0xfe>,
|
|
|
+ <&dmac1 0xfd>, <&dmac1 0xfe>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -765,8 +787,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_HSCIF0>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x39>, <&dmac0 0x3a>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x39>, <&dmac0 0x3a>,
|
|
|
+ <&dmac1 0x39>, <&dmac1 0x3a>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -779,8 +802,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_HSCIF1>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x4d>, <&dmac0 0x4e>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x4d>, <&dmac0 0x4e>,
|
|
|
+ <&dmac1 0x4d>, <&dmac1 0x4e>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -793,8 +817,9 @@
|
|
|
clocks = <&mstp7_clks R8A7793_CLK_HSCIF2>, <&zs_clk>,
|
|
|
<&scif_clk>;
|
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
|
- dmas = <&dmac0 0x3b>, <&dmac0 0x3c>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x3b>, <&dmac0 0x3c>,
|
|
|
+ <&dmac1 0x3b>, <&dmac1 0x3c>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -816,8 +841,9 @@
|
|
|
reg = <0 0xe6b10000 0 0x2c>;
|
|
|
interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
clocks = <&mstp9_clks R8A7793_CLK_QSPI_MOD>;
|
|
|
- dmas = <&dmac0 0x17>, <&dmac0 0x18>;
|
|
|
- dma-names = "tx", "rx";
|
|
|
+ dmas = <&dmac0 0x17>, <&dmac0 0x18>,
|
|
|
+ <&dmac1 0x17>, <&dmac1 0x18>;
|
|
|
+ dma-names = "tx", "rx", "tx", "rx";
|
|
|
power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
|
|
|
num-cs = <1>;
|
|
|
#address-cells = <1>;
|