|
@@ -161,7 +161,7 @@
|
|
|
#define MVNETA_GMAC_MAX_RX_SIZE_MASK 0x7ffc
|
|
|
#define MVNETA_GMAC0_PORT_ENABLE BIT(0)
|
|
|
#define MVNETA_GMAC_CTRL_2 0x2c08
|
|
|
-#define MVNETA_GMAC2_PSC_ENABLE BIT(3)
|
|
|
+#define MVNETA_GMAC2_PCS_ENABLE BIT(3)
|
|
|
#define MVNETA_GMAC2_PORT_RGMII BIT(4)
|
|
|
#define MVNETA_GMAC2_PORT_RESET BIT(6)
|
|
|
#define MVNETA_GMAC_STATUS 0x2c10
|
|
@@ -733,7 +733,7 @@ static void mvneta_port_sgmii_config(struct mvneta_port *pp)
|
|
|
u32 val;
|
|
|
|
|
|
val = mvreg_read(pp, MVNETA_GMAC_CTRL_2);
|
|
|
- val |= MVNETA_GMAC2_PSC_ENABLE;
|
|
|
+ val |= MVNETA_GMAC2_PCS_ENABLE;
|
|
|
mvreg_write(pp, MVNETA_GMAC_CTRL_2, val);
|
|
|
|
|
|
mvreg_write(pp, MVNETA_SGMII_SERDES_CFG, MVNETA_SGMII_SERDES_PROTO);
|