|
@@ -79,8 +79,10 @@
|
|
|
#define ARM_CPU_PART_AEM_V8 0xD0F
|
|
|
#define ARM_CPU_PART_FOUNDATION 0xD00
|
|
|
#define ARM_CPU_PART_CORTEX_A57 0xD07
|
|
|
+#define ARM_CPU_PART_CORTEX_A72 0xD08
|
|
|
#define ARM_CPU_PART_CORTEX_A53 0xD03
|
|
|
#define ARM_CPU_PART_CORTEX_A73 0xD09
|
|
|
+#define ARM_CPU_PART_CORTEX_A75 0xD0A
|
|
|
|
|
|
#define APM_CPU_PART_POTENZA 0x000
|
|
|
|
|
@@ -94,7 +96,9 @@
|
|
|
|
|
|
#define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53)
|
|
|
#define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57)
|
|
|
+#define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72)
|
|
|
#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73)
|
|
|
+#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75)
|
|
|
#define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX)
|
|
|
#define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX)
|
|
|
#define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX)
|