|
@@ -71,6 +71,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
},
|
|
|
.hw_ops = &qca988x_ops,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9887_HW_1_0_VERSION,
|
|
@@ -91,6 +92,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
},
|
|
|
.hw_ops = &qca988x_ops,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_2_1_VERSION,
|
|
@@ -110,6 +112,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
},
|
|
|
.hw_ops = &qca988x_ops,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_2_1_VERSION,
|
|
@@ -129,6 +132,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
},
|
|
|
.hw_ops = &qca988x_ops,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_3_0_VERSION,
|
|
@@ -148,6 +152,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
},
|
|
|
.hw_ops = &qca988x_ops,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA6174_HW_3_2_VERSION,
|
|
@@ -170,6 +175,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.hw_clk = qca6174_clk,
|
|
|
.target_cpu_freq = 176000000,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA99X0_HW_2_0_DEV_VERSION,
|
|
@@ -195,6 +201,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.sw_decrypt_mcast_mgmt = true,
|
|
|
.hw_ops = &qca99x0_ops,
|
|
|
.decap_align_bytes = 1,
|
|
|
+ .spectral_bin_discard = 4,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9984_HW_1_0_DEV_VERSION,
|
|
@@ -221,6 +228,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.sw_decrypt_mcast_mgmt = true,
|
|
|
.hw_ops = &qca99x0_ops,
|
|
|
.decap_align_bytes = 1,
|
|
|
+ .spectral_bin_discard = 12,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9888_HW_2_0_DEV_VERSION,
|
|
@@ -246,6 +254,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.sw_decrypt_mcast_mgmt = true,
|
|
|
.hw_ops = &qca99x0_ops,
|
|
|
.decap_align_bytes = 1,
|
|
|
+ .spectral_bin_discard = 12,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9377_HW_1_0_DEV_VERSION,
|
|
@@ -265,6 +274,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
},
|
|
|
.hw_ops = &qca988x_ops,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA9377_HW_1_1_DEV_VERSION,
|
|
@@ -286,6 +296,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.hw_clk = qca6174_clk,
|
|
|
.target_cpu_freq = 176000000,
|
|
|
.decap_align_bytes = 4,
|
|
|
+ .spectral_bin_discard = 0,
|
|
|
},
|
|
|
{
|
|
|
.id = QCA4019_HW_1_0_DEV_VERSION,
|
|
@@ -312,6 +323,7 @@ static const struct ath10k_hw_params ath10k_hw_params_list[] = {
|
|
|
.sw_decrypt_mcast_mgmt = true,
|
|
|
.hw_ops = &qca99x0_ops,
|
|
|
.decap_align_bytes = 1,
|
|
|
+ .spectral_bin_discard = 4,
|
|
|
},
|
|
|
};
|
|
|
|