|
@@ -185,12 +185,15 @@ static int a3700_spi_pin_mode_set(struct a3700_spi *a3700_spi,
|
|
|
return 0;
|
|
|
}
|
|
|
|
|
|
-static void a3700_spi_fifo_mode_set(struct a3700_spi *a3700_spi)
|
|
|
+static void a3700_spi_fifo_mode_set(struct a3700_spi *a3700_spi, bool enable)
|
|
|
{
|
|
|
u32 val;
|
|
|
|
|
|
val = spireg_read(a3700_spi, A3700_SPI_IF_CFG_REG);
|
|
|
- val |= A3700_SPI_FIFO_MODE;
|
|
|
+ if (enable)
|
|
|
+ val |= A3700_SPI_FIFO_MODE;
|
|
|
+ else
|
|
|
+ val &= ~A3700_SPI_FIFO_MODE;
|
|
|
spireg_write(a3700_spi, A3700_SPI_IF_CFG_REG, val);
|
|
|
}
|
|
|
|
|
@@ -291,7 +294,7 @@ static int a3700_spi_init(struct a3700_spi *a3700_spi)
|
|
|
a3700_spi_deactivate_cs(a3700_spi, i);
|
|
|
|
|
|
/* Enable FIFO mode */
|
|
|
- a3700_spi_fifo_mode_set(a3700_spi);
|
|
|
+ a3700_spi_fifo_mode_set(a3700_spi, true);
|
|
|
|
|
|
/* Set SPI mode */
|
|
|
a3700_spi_mode_set(a3700_spi, master->mode_bits);
|