|
@@ -362,6 +362,13 @@ static int tmc_probe(struct amba_device *adev, const struct amba_id *id)
|
|
desc.type = CORESIGHT_DEV_TYPE_SINK;
|
|
desc.type = CORESIGHT_DEV_TYPE_SINK;
|
|
desc.subtype.sink_subtype = CORESIGHT_DEV_SUBTYPE_SINK_BUFFER;
|
|
desc.subtype.sink_subtype = CORESIGHT_DEV_SUBTYPE_SINK_BUFFER;
|
|
desc.ops = &tmc_etr_cs_ops;
|
|
desc.ops = &tmc_etr_cs_ops;
|
|
|
|
+ /*
|
|
|
|
+ * ETR configuration uses a 40-bit AXI master in place of
|
|
|
|
+ * the embedded SRAM of ETB/ETF.
|
|
|
|
+ */
|
|
|
|
+ ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(40));
|
|
|
|
+ if (ret)
|
|
|
|
+ goto out;
|
|
} else {
|
|
} else {
|
|
desc.type = CORESIGHT_DEV_TYPE_LINKSINK;
|
|
desc.type = CORESIGHT_DEV_TYPE_LINKSINK;
|
|
desc.subtype.link_subtype = CORESIGHT_DEV_SUBTYPE_LINK_FIFO;
|
|
desc.subtype.link_subtype = CORESIGHT_DEV_SUBTYPE_LINK_FIFO;
|