|
@@ -451,7 +451,8 @@ static struct irq_chip zynq_gpio_level_irqchip = {
|
|
|
.irq_unmask = zynq_gpio_irq_unmask,
|
|
|
.irq_set_type = zynq_gpio_set_irq_type,
|
|
|
.irq_set_wake = zynq_gpio_set_wake,
|
|
|
- .flags = IRQCHIP_EOI_THREADED | IRQCHIP_EOI_IF_HANDLED,
|
|
|
+ .flags = IRQCHIP_EOI_THREADED | IRQCHIP_EOI_IF_HANDLED |
|
|
|
+ IRQCHIP_MASK_ON_SUSPEND,
|
|
|
};
|
|
|
|
|
|
static struct irq_chip zynq_gpio_edge_irqchip = {
|
|
@@ -462,6 +463,7 @@ static struct irq_chip zynq_gpio_edge_irqchip = {
|
|
|
.irq_unmask = zynq_gpio_irq_unmask,
|
|
|
.irq_set_type = zynq_gpio_set_irq_type,
|
|
|
.irq_set_wake = zynq_gpio_set_wake,
|
|
|
+ .flags = IRQCHIP_MASK_ON_SUSPEND,
|
|
|
};
|
|
|
|
|
|
static void zynq_gpio_handle_bank_irq(struct zynq_gpio *gpio,
|