|
@@ -330,7 +330,7 @@ static int ep93xx_spi_chip_setup(const struct ep93xx_spi *espi,
|
|
|
|
|
|
dev_dbg(&espi->pdev->dev, "setup: mode %d, cpsr %d, scr %d, dss %d\n",
|
|
|
chip->spi->mode, div_cpsr, div_scr, dss);
|
|
|
- dev_dbg(&espi->pdev->dev, "setup: cr0 %#x", cr0);
|
|
|
+ dev_dbg(&espi->pdev->dev, "setup: cr0 %#x\n", cr0);
|
|
|
|
|
|
ep93xx_spi_write_u8(espi, SSPCPSR, div_cpsr);
|
|
|
ep93xx_spi_write_u16(espi, SSPCR0, cr0);
|
|
@@ -509,7 +509,7 @@ ep93xx_spi_dma_prepare(struct ep93xx_spi *espi, enum dma_transfer_direction dir)
|
|
|
}
|
|
|
|
|
|
if (WARN_ON(len)) {
|
|
|
- dev_warn(&espi->pdev->dev, "len = %zu expected 0!", len);
|
|
|
+ dev_warn(&espi->pdev->dev, "len = %zu expected 0!\n", len);
|
|
|
return ERR_PTR(-EINVAL);
|
|
|
}
|
|
|
|