|
@@ -123,8 +123,9 @@ static int mlx4_set_port_mac_table(struct mlx4_dev *dev, u8 port,
|
|
|
|
|
|
in_mod = MLX4_SET_PORT_MAC_TABLE << 8 | port;
|
|
|
|
|
|
- err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
|
- MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE);
|
|
|
+ err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE,
|
|
|
+ MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
|
+ MLX4_CMD_NATIVE);
|
|
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
|
return err;
|
|
@@ -337,8 +338,9 @@ static int mlx4_set_port_vlan_table(struct mlx4_dev *dev, u8 port,
|
|
|
|
|
|
memcpy(mailbox->buf, entries, MLX4_VLAN_TABLE_SIZE);
|
|
|
in_mod = MLX4_SET_PORT_VLAN_TABLE << 8 | port;
|
|
|
- err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
|
- MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE);
|
|
|
+ err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE,
|
|
|
+ MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
|
+ MLX4_CMD_NATIVE);
|
|
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
|
|
|
@@ -625,9 +627,9 @@ static int mlx4_reset_roce_port_gids(struct mlx4_dev *dev, int slave,
|
|
|
MLX4_ROCE_GID_ENTRY_SIZE);
|
|
|
|
|
|
err = mlx4_cmd(dev, mailbox->dma,
|
|
|
- ((u32)port) | (MLX4_SET_PORT_GID_TABLE << 8), 1,
|
|
|
- MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
|
- MLX4_CMD_NATIVE);
|
|
|
+ ((u32)port) | (MLX4_SET_PORT_GID_TABLE << 8),
|
|
|
+ MLX4_SET_PORT_ETH_OPCODE, MLX4_CMD_SET_PORT,
|
|
|
+ MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE);
|
|
|
mutex_unlock(&(priv->port[port].gid_table.mutex));
|
|
|
return err;
|
|
|
}
|
|
@@ -941,8 +943,9 @@ int mlx4_SET_PORT(struct mlx4_dev *dev, u8 port, int pkey_tbl_sz)
|
|
|
(pkey_tbl_flag << MLX4_CHANGE_PORT_PKEY_TBL_SZ) |
|
|
|
(dev->caps.port_ib_mtu[port] << MLX4_SET_PORT_MTU_CAP) |
|
|
|
(vl_cap << MLX4_SET_PORT_VL_CAP));
|
|
|
- err = mlx4_cmd(dev, mailbox->dma, port, 0, MLX4_CMD_SET_PORT,
|
|
|
- MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
|
|
|
+ err = mlx4_cmd(dev, mailbox->dma, port,
|
|
|
+ MLX4_SET_PORT_IB_OPCODE, MLX4_CMD_SET_PORT,
|
|
|
+ MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
|
|
|
if (err != -ENOMEM)
|
|
|
break;
|
|
|
}
|
|
@@ -971,8 +974,9 @@ int mlx4_SET_PORT_general(struct mlx4_dev *dev, u8 port, int mtu,
|
|
|
context->pfcrx = pfcrx;
|
|
|
|
|
|
in_mod = MLX4_SET_PORT_GENERAL << 8 | port;
|
|
|
- err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
|
- MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
|
|
|
+ err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE,
|
|
|
+ MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
|
+ MLX4_CMD_WRAPPED);
|
|
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
|
return err;
|
|
@@ -1008,8 +1012,9 @@ int mlx4_SET_PORT_qpn_calc(struct mlx4_dev *dev, u8 port, u32 base_qpn,
|
|
|
context->vlan_miss = MLX4_VLAN_MISS_IDX;
|
|
|
|
|
|
in_mod = MLX4_SET_PORT_RQP_CALC << 8 | port;
|
|
|
- err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
|
- MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
|
|
|
+ err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE,
|
|
|
+ MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
|
+ MLX4_CMD_WRAPPED);
|
|
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
|
return err;
|
|
@@ -1050,8 +1055,9 @@ int mlx4_SET_PORT_VXLAN(struct mlx4_dev *dev, u8 port, u8 steering, int enable)
|
|
|
context->steering = steering;
|
|
|
|
|
|
in_mod = MLX4_SET_PORT_VXLAN << 8 | port;
|
|
|
- err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
|
- MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE);
|
|
|
+ err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE,
|
|
|
+ MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
|
+ MLX4_CMD_NATIVE);
|
|
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
|
return err;
|