|
@@ -709,9 +709,7 @@ static int gfx_v8_0_ring_test_ib(struct amdgpu_ring *ring)
|
|
|
ib.ptr[2] = 0xDEADBEEF;
|
|
|
ib.length_dw = 3;
|
|
|
|
|
|
- r = amdgpu_sched_ib_submit_kernel_helper(adev, ring, &ib, 1, NULL,
|
|
|
- AMDGPU_FENCE_OWNER_UNDEFINED,
|
|
|
- &f);
|
|
|
+ r = amdgpu_ib_schedule(ring, 1, &ib, AMDGPU_FENCE_OWNER_UNDEFINED, &f);
|
|
|
if (r)
|
|
|
goto err2;
|
|
|
|
|
@@ -1266,9 +1264,7 @@ static int gfx_v8_0_do_edc_gpr_workarounds(struct amdgpu_device *adev)
|
|
|
ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4);
|
|
|
|
|
|
/* shedule the ib on the ring */
|
|
|
- r = amdgpu_sched_ib_submit_kernel_helper(adev, ring, &ib, 1, NULL,
|
|
|
- AMDGPU_FENCE_OWNER_UNDEFINED,
|
|
|
- &f);
|
|
|
+ r = amdgpu_ib_schedule(ring, 1, &ib, AMDGPU_FENCE_OWNER_UNDEFINED, &f);
|
|
|
if (r) {
|
|
|
DRM_ERROR("amdgpu: ib submit failed (%d).\n", r);
|
|
|
goto fail;
|