|
@@ -33,6 +33,10 @@
|
|
|
spi2 = &msiof1;
|
|
|
spi3 = &msiof2;
|
|
|
spi4 = &msiof3;
|
|
|
+ vin0 = &vin0;
|
|
|
+ vin1 = &vin1;
|
|
|
+ vin2 = &vin2;
|
|
|
+ vin3 = &vin3;
|
|
|
};
|
|
|
|
|
|
cpus {
|
|
@@ -532,6 +536,38 @@
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
|
+ vin0: video@e6ef0000 {
|
|
|
+ compatible = "renesas,vin-r8a7790";
|
|
|
+ clocks = <&mstp8_clks R8A7790_CLK_VIN0>;
|
|
|
+ reg = <0 0xe6ef0000 0 0x1000>;
|
|
|
+ interrupts = <0 188 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ vin1: video@e6ef1000 {
|
|
|
+ compatible = "renesas,vin-r8a7790";
|
|
|
+ clocks = <&mstp8_clks R8A7790_CLK_VIN1>;
|
|
|
+ reg = <0 0xe6ef1000 0 0x1000>;
|
|
|
+ interrupts = <0 189 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ vin2: video@e6ef2000 {
|
|
|
+ compatible = "renesas,vin-r8a7790";
|
|
|
+ clocks = <&mstp8_clks R8A7790_CLK_VIN2>;
|
|
|
+ reg = <0 0xe6ef2000 0 0x1000>;
|
|
|
+ interrupts = <0 190 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ vin3: video@e6ef3000 {
|
|
|
+ compatible = "renesas,vin-r8a7790";
|
|
|
+ clocks = <&mstp8_clks R8A7790_CLK_VIN3>;
|
|
|
+ reg = <0 0xe6ef3000 0 0x1000>;
|
|
|
+ interrupts = <0 191 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
clocks {
|
|
|
#address-cells = <2>;
|
|
|
#size-cells = <2>;
|