|
@@ -53,11 +53,15 @@ ENDPROC(cpu_v7_proc_fin)
|
|
|
.align 5
|
|
|
.pushsection .idmap.text, "ax"
|
|
|
ENTRY(cpu_v7_reset)
|
|
|
- mrc p15, 0, r1, c1, c0, 0 @ ctrl register
|
|
|
- bic r1, r1, #0x1 @ ...............m
|
|
|
- THUMB( bic r1, r1, #1 << 30 ) @ SCTLR.TE (Thumb exceptions)
|
|
|
- mcr p15, 0, r1, c1, c0, 0 @ disable MMU
|
|
|
+ mrc p15, 0, r2, c1, c0, 0 @ ctrl register
|
|
|
+ bic r2, r2, #0x1 @ ...............m
|
|
|
+ THUMB( bic r2, r2, #1 << 30 ) @ SCTLR.TE (Thumb exceptions)
|
|
|
+ mcr p15, 0, r2, c1, c0, 0 @ disable MMU
|
|
|
isb
|
|
|
+#ifdef CONFIG_ARM_VIRT_EXT
|
|
|
+ teq r1, #0
|
|
|
+ bne __hyp_soft_restart
|
|
|
+#endif
|
|
|
bx r0
|
|
|
ENDPROC(cpu_v7_reset)
|
|
|
.popsection
|