|
@@ -420,7 +420,7 @@ static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
|
|
pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
|
|
pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
|
|
pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
|
|
pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
|
|
- __irq_set_handler_locked(d->irq, handle_edge_irq);
|
|
|
|
|
|
+ irq_set_handler_locked(d, handle_edge_irq);
|
|
break;
|
|
break;
|
|
|
|
|
|
case IRQ_TYPE_EDGE_FALLING:
|
|
case IRQ_TYPE_EDGE_FALLING:
|
|
@@ -428,7 +428,7 @@ static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
|
|
pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
|
|
pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
|
|
pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
|
|
pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
|
|
- __irq_set_handler_locked(d->irq, handle_edge_irq);
|
|
|
|
|
|
+ irq_set_handler_locked(d, handle_edge_irq);
|
|
break;
|
|
break;
|
|
|
|
|
|
case IRQ_TYPE_EDGE_BOTH:
|
|
case IRQ_TYPE_EDGE_BOTH:
|
|
@@ -436,7 +436,7 @@ static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
|
|
pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
|
|
pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
|
|
pin_reg |= BOTH_EADGE << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= BOTH_EADGE << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
|
|
pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
|
|
- __irq_set_handler_locked(d->irq, handle_edge_irq);
|
|
|
|
|
|
+ irq_set_handler_locked(d, handle_edge_irq);
|
|
break;
|
|
break;
|
|
|
|
|
|
case IRQ_TYPE_LEVEL_HIGH:
|
|
case IRQ_TYPE_LEVEL_HIGH:
|
|
@@ -445,7 +445,7 @@ static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
|
|
pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
|
|
pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
|
|
pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
|
|
pin_reg |= DB_TYPE_PRESERVE_LOW_GLITCH << DB_CNTRL_OFF;
|
|
pin_reg |= DB_TYPE_PRESERVE_LOW_GLITCH << DB_CNTRL_OFF;
|
|
- __irq_set_handler_locked(d->irq, handle_level_irq);
|
|
|
|
|
|
+ irq_set_handler_locked(d, handle_level_irq);
|
|
break;
|
|
break;
|
|
|
|
|
|
case IRQ_TYPE_LEVEL_LOW:
|
|
case IRQ_TYPE_LEVEL_LOW:
|
|
@@ -454,7 +454,7 @@ static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
|
|
pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
|
|
pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
|
|
pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
|
|
pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
|
|
pin_reg |= DB_TYPE_PRESERVE_HIGH_GLITCH << DB_CNTRL_OFF;
|
|
pin_reg |= DB_TYPE_PRESERVE_HIGH_GLITCH << DB_CNTRL_OFF;
|
|
- __irq_set_handler_locked(d->irq, handle_level_irq);
|
|
|
|
|
|
+ irq_set_handler_locked(d, handle_level_irq);
|
|
break;
|
|
break;
|
|
|
|
|
|
case IRQ_TYPE_NONE:
|
|
case IRQ_TYPE_NONE:
|