|
@@ -195,12 +195,23 @@ static cycle_t gt_clocksource_read(struct clocksource *cs)
|
|
|
return gt_counter_read();
|
|
|
}
|
|
|
|
|
|
+static void gt_resume(struct clocksource *cs)
|
|
|
+{
|
|
|
+ unsigned long ctrl;
|
|
|
+
|
|
|
+ ctrl = readl(gt_base + GT_CONTROL);
|
|
|
+ if (!(ctrl & GT_CONTROL_TIMER_ENABLE))
|
|
|
+ /* re-enable timer on resume */
|
|
|
+ writel(GT_CONTROL_TIMER_ENABLE, gt_base + GT_CONTROL);
|
|
|
+}
|
|
|
+
|
|
|
static struct clocksource gt_clocksource = {
|
|
|
.name = "arm_global_timer",
|
|
|
.rating = 300,
|
|
|
.read = gt_clocksource_read,
|
|
|
.mask = CLOCKSOURCE_MASK(64),
|
|
|
.flags = CLOCK_SOURCE_IS_CONTINUOUS,
|
|
|
+ .resume = gt_resume,
|
|
|
};
|
|
|
|
|
|
#ifdef CONFIG_CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK
|