|
@@ -95,7 +95,7 @@ static int r8a66597_clock_enable(struct r8a66597 *r8a66597)
|
|
|
int i = 0;
|
|
|
|
|
|
if (r8a66597->pdata->on_chip) {
|
|
|
- clk_enable(r8a66597->clk);
|
|
|
+ clk_prepare_enable(r8a66597->clk);
|
|
|
do {
|
|
|
r8a66597_write(r8a66597, SCKE, SYSCFG0);
|
|
|
tmp = r8a66597_read(r8a66597, SYSCFG0);
|
|
@@ -139,7 +139,7 @@ static void r8a66597_clock_disable(struct r8a66597 *r8a66597)
|
|
|
udelay(1);
|
|
|
|
|
|
if (r8a66597->pdata->on_chip) {
|
|
|
- clk_disable(r8a66597->clk);
|
|
|
+ clk_disable_unprepare(r8a66597->clk);
|
|
|
} else {
|
|
|
r8a66597_bclr(r8a66597, PLLC, SYSCFG0);
|
|
|
r8a66597_bclr(r8a66597, XCKE, SYSCFG0);
|